Semiconductor device, memory device, electronic device, or method for driving the semiconductor device

ABSTRACT

A semiconductor device with an improved arithmetic processing speed and a decreased circuit size, and its driving method are provided. In the semiconductor device, a first terminal of a first transistor and a gate of a second transistor are electrically connected to a first terminal of a capacitor, and a control circuit is electrically connected to a second terminal of the capacitor. The control circuit supplies a first potential to the second terminal of the capacitor, in other words, adds a value corresponding to the first potential to the value of first data previously retained in the gate of the second transistor in order to obtain second data. In the second transistor, the second data, specifically, a third potential commensurate with the potential of the gate will be output from a second terminal when a second potential is supplied to a first terminal.

BACKGROUND OF THE INVENTION

1. Field of the Invention

One embodiment of the present invention relates to a semiconductordevice, a memory device, an electronic device, or a driving method ofthe semiconductor device.

Note that one embodiment of the present invention is not limited to theabove technical field. The technical field of the invention disclosed inthis specification and the like relates to an object, a method, or amanufacturing method. In addition, one embodiment of the presentinvention relates to a process, a machine, manufacture, or a compositionof matter. Specifically, examples of the technical field of oneembodiment of the present invention disclosed in this specificationinclude a semiconductor device, a display device, a liquid crystaldisplay device, a light-emitting device, a power storage device, animaging device, a memory device, a processor, an electronic device, amethod for driving any of them, a method for manufacturing any of them,a method for testing any of them, and a system including any of them.

2. Description of the Related Art

In recent years, electronic components such as central processing units(CPUs), memory devices, and sensors have been used in various electronicdevices such as personal computers, smart phones, and digital cameras.The electronic components have been improved to achieve miniaturization,lower power consumption, and other various objectives.

In particular, a recent increase in the amount of data manipulatedrequires a memory device having large storage capacity. Patent Documents1 and 2 each disclose a semiconductor device allowing writing andreading of multi-level data.

With a reduction in the size of electronic devices, electroniccomponents in the electronic devices need to be miniaturized.Specifically, a small size and an increased capacity are both requiredfor a memory device.

REFERENCE Patent Document

[Patent Document 1] Japanese Published Patent Application No.2012-256400

[Patent Document 2] Japanese Published Patent Application No.2014-199707

SUMMARY OF THE INVENTION

When data is written to a memory cell capable of storing multi-level oranalog data, the data to be written is converted into a potential with apredetermined level, and the potential is retained in a retention nodeincluded in the memory cell. When the data is read out from the memorycell, the potential of the retention node is output to a bit line or asource line and converted into binary data suitable for digitalprocessing (such data is also referred to as digital data) or the likeby a reading circuit, whereby the retained data can be output.

In the above manner, when writing or reading is performed, data retainedin the memory cell capable of handling multi-level or analog data needsto be subjected to processing for converting digital data into apotential corresponding to multi-level or analog data or processing forconverting a potential corresponding to multi-level or analog data intodigital data.

In the case where the data retained in the memory cell capable ofretaining multi-level or analog data is subjected to addition orsubtraction processing, in general, the retained potential is read outfrom the memory cell and converted into digital data by a readingcircuit, and then the digital data is subjected to addition orsubtraction processing.

To execute addition or subtraction processing, the data retained in thememory cell needs to be converted into a digital value; therefore, ittakes time to execute addition or subtraction processing after reading.In addition, it is necessary to separately provide a functional blockfor executing addition or subtraction processing, which may increase thecircuit size.

An object of one embodiment of the present invention is to provide anovel semiconductor device. Another object of one embodiment of thepresent invention is to provide a memory device including the novelsemiconductor device. Another object of one embodiment of the presentinvention is to provide an electronic device using the memory deviceincluding the novel semiconductor device. Another object of oneembodiment of the present invention is to provide a system with thememory device including the novel semiconductor device. Another objectof one embodiment of the present invention is to provide a novel drivingmethod of a semiconductor device.

Another object of one embodiment of the present invention is to providea memory device with large data storage capacity. Another object of oneembodiment of the present invention is to provide a miniaturized memorydevice. Another object of one embodiment of the present invention is toprovide a memory device with a decreased circuit size. Another object ofone embodiment of the present invention is to provide a memory devicecapable of maintaining stored data without any change. Another object ofone embodiment of the present invention is to provide a memory devicewith low power consumption or a driving method of the memory device.Another object of one embodiment of the present invention is to providea memory device in which a time needed for a reading operation andaddition or subtraction processing is short, or a driving method of thememory device.

Note that the objects of one embodiment of the present invention are notlimited to the above objects. The objects described above do not disturbthe existence of other objects. The other objects are the ones that arenot described above and will be described below. The other objects willbe apparent from and can be derived from the description of thespecification, the drawings, and the like by those skilled in the art.One embodiment of the present invention achieves at least one of theabove objects and the other objects. One embodiment of the presentinvention does not necessarily achieve all the above objects and theother objects.

(1) One embodiment of the present invention is a driving method of asemiconductor device, which includes a first step and a second step. Thesemiconductor device includes a first transistor, a second transistor, acapacitor, and a control circuit. A first terminal of the firsttransistor is electrically connected to a first terminal of thecapacitor. A gate of the second transistor is electrically connected tothe first terminal of the capacitor. The control circuit is electricallyconnected to a second terminal of the capacitor. First data of m bits isretained in the gate of the second transistor (m is an integer of 1 ormore). The first data has a value of i (i is an integer of 0 to2^(m)−2). In the first step, the control circuit supplies a firstpotential to the second terminal of the capacitor, and a value of j thatcorresponds to the first potential is added to the value of the firstdata, so that the first data is changed to second data (j is an integerof 1 to 2^(m)−1−i). In the second step, a second potential is suppliedto a first terminal of the second transistor, so that a third potentialcorresponding to the potential of the gate of the second transistor thatis the second data is output from the second terminal of the secondtransistor.

(2) Another embodiment of the present invention is a driving method of asemiconductor device, which includes a first step and a second step. Thesemiconductor device includes a first transistor, a second transistor, acapacitor, and a control circuit. A first terminal of the firsttransistor is electrically connected to a first terminal of thecapacitor. A gate of the second transistor is electrically connected tothe first terminal of the capacitor. The control circuit is electricallyconnected to a second terminal of the capacitor. First data of m bits isretained in the gate of the second transistor (m is an integer of 1 ormore). The first data has a value of i (i is an integer of 1 to2^(m)−1). In the first step, the control circuit supplies a firstpotential to the second terminal of the capacitor, and a value of j thatcorresponds to the first potential is subtracted from the value of thefirst data, so that the first data is changed to second data (j is aninteger of 1 to i). In the second step, a second potential is suppliedto a first terminal of the second transistor, so that a third potentialcorresponding to the potential of the gate of the second transistor thatis the second data is output from the second terminal of the secondtransistor.

(3) Another embodiment of the present invention is the driving methoddescribed in (1) or (2), in which the third potential is equal to thepotential of the gate of the second transistor in the second step.

(4) Another embodiment of the present invention is a semiconductordevice, in which the driving method described in any one of (1) to (3)is used, a channel formation region of the first transistor includes anoxide semiconductor, and a channel formation region of the secondtransistor includes silicon.

(5) Another embodiment of the present invention is a semiconductordevice, in which the driving method described in any one of (1) to (3)is used, a channel formation region of the first transistor includes anoxide semiconductor, and a channel formation region of the secondtransistor includes an oxide semiconductor.

(6) Another embodiment of the present invention is a memory deviceincluding the semiconductor device using the driving method described inany one of (1) to (3), the semiconductor device described in (4), or thesemiconductor device described in (5); and a driver circuit.

(7) Another embodiment of the present invention is an electronic deviceincluding the memory device described in (6) and a housing.

According to one embodiment of the present invention, a novelsemiconductor device can be provided. According to one embodiment of thepresent invention, a memory device including the novel semiconductordevice can be provided. According to one embodiment of the presentinvention, an electronic device using the memory device including thenovel semiconductor device can be provided. According to one embodimentof the present invention, a system with the memory device including thenovel semiconductor device can be provided. According to one embodimentof the present invention, a novel driving method of a semiconductordevice can be provided.

According to one embodiment of the present invention, a memory devicewith large data storage capacity can be provided. According to oneembodiment of the present invention, a miniaturized memory device can beprovided. According to one embodiment of the present invention, a memorydevice with a decreased circuit size can be provided. According to oneembodiment of the present invention, a memory device capable ofmaintaining stored data without any change can be provided. According toone embodiment of the present invention, a memory device with low powerconsumption or a driving method of the memory device can be provided.According to one embodiment of the present invention, a memory device inwhich a time needed for a reading operation and addition or subtractionprocessing is short, or a driving method of the memory device can beprovided.

Note that the effects of one embodiment of the present invention are notlimited to the above effects. The effects described above do not disturbthe existence of other effects. The other effects are the ones that arenot described above and will be described below. The other effects willbe apparent from and can be derived from the description of thespecification, the drawings, and the like by those skilled in the art.

One embodiment of the present invention has at least one of the aboveeffects and the other effects. Accordingly, one embodiment of thepresent invention does not have the aforementioned effects in somecases.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing an example of a semiconductor device.

FIGS. 2A and 2B are block diagrams each showing an example of asemiconductor device.

FIG. 3 shows change in the potential of a retention node of asemiconductor device.

FIG. 4 is a timing chart showing an operation example of a semiconductordevice.

FIGS. 5A and 5B are timing charts each showing an operation example of asemiconductor device.

FIGS. 6A and 6B are block diagrams each showing an example of asemiconductor device.

FIGS. 7A and 7B are block diagrams each showing an example of asemiconductor device.

FIGS. 8A and 8B are block diagrams each showing an example of asemiconductor device.

FIGS. 9A to 9C are block diagrams each showing an example of asemiconductor device.

FIG. 10 is a block diagram showing an example of a semiconductor device.

FIG. 11 is a block diagram showing an example of a semiconductor device.

FIG. 12 is a block diagram showing an example of a memory device.

FIGS. 13A to 13C are a top view and cross-sectional views showing astructure example of a transistor.

FIG. 14A is a cross-sectional view illustrating a structural example ofa transistor, and FIG. 14B is an energy band diagram of the transistor.

FIGS. 15A and 15B are cross-sectional views illustrating oxygendiffusion paths.

FIGS. 16A to 16C are a top view and cross-sectional views illustrating astructure example of a transistor.

FIGS. 17A to 17C are a top view and cross-sectional views illustrating astructure example of a transistor.

FIGS. 18A to 18C are a top view and cross-sectional views illustrating astructure example of a transistor.

FIGS. 19A to 19C are a top view and cross-sectional views illustrating astructure example of a transistor.

FIGS. 20A to 20D are a top view and cross-sectional views illustrating astructure example of a transistor.

FIGS. 21A and 21B are a top view and a cross-sectional view illustratinga structure example of a transistor.

FIGS. 22A and 22B are cross-sectional views illustrating a structureexample of a memory cell.

FIGS. 23A and 23B are cross-sectional views illustrating a structureexample of a memory cell.

FIGS. 24A and 24B are cross-sectional views each illustrating astructure example of the transistor TrA illustrated in FIGS. 22A and 22Band FIGS. 23A and 23B.

FIGS. 25A and 25B are cross-sectional views each illustrating astructure example of the transistor TrA illustrated in FIGS. 22A and 22Band FIGS. 23A and 23B.

FIGS. 26A and 26B are cross-sectional views illustrating a structureexample of a memory cell.

FIGS. 27A and 27B are cross-sectional views illustrating a structureexample of a transistor.

FIGS. 28A to 28E show structural analysis of a CAAC-OS and a singlecrystal oxide semiconductor by XRD and selected-area electrondiffraction patterns of a CAAC-OS.

FIGS. 29A to 29E show a cross-sectional TEM image and plan-view TEMimages of a CAAC-OS and images obtained through analysis thereof.

FIGS. 30A to 30D show electron diffraction patterns and across-sectional TEM image of an nc-OS.

FIGS. 31A and 31B show cross-sectional TEM images of an a-like OS.

FIG. 32 shows a change in crystal part of an In—Ga—Zn oxide induced byelectron irradiation.

FIG. 33A is a flow chart showing a method for manufacturing anelectronic component, and FIG. 33B is a schematic perspective viewillustrating the electronic component.

FIGS. 34A to 34H illustrate electronic devices.

FIGS. 35A to 35E illustrate electronic devices.

FIGS. 36A to 36F are perspective views each illustrating a usage exampleof an RFID tag.

DETAILED DESCRIPTION OF THE INVENTION

An “electronic device”, an “electronic component”, a “module”, and a“semiconductor device” are described. In general, an “electronic device”may refer to as a personal computer, a mobile phone, a tablet terminal,an e-book reader, a wearable terminal, an audiovisual (AV) device, anelectronic appliance, a household appliance, an industrial appliance, adigital signage, a car, or an electric appliance including a system, forexample. An “electronic component” or a “module” may refer to aprocessor, a memory device, a sensor, a battery, a display device, alight-emitting device, an interface device, a radio frequency (RF) tag,a receiver, or a transmitter included in an electronic device. A“semiconductor device” may refer to a device including a semiconductorelement or a driver circuit, a control circuit, a logic circuit, asignal generation circuit, a signal conversion circuit, a potentiallevel converter circuit, a voltage source, a current source, a switchingcircuit, an amplifier circuit, a memory circuit, a memory cell, adisplay circuit, a display pixel, or the like which includes asemiconductor element and is included in an electronic component or amodule.

In this specification, an oxide semiconductor is referred to as an OS insome cases. Thus, a transistor in which the channel formation regionincludes an oxide semiconductor is referred to as an OS transistor insome cases.

Embodiment 1

In this embodiment, an example of a semiconductor device of thedisclosed invention is described.

Configuration Example

FIG. 1 shows an example of a semiconductor device of one embodiment ofthe present invention. A semiconductor device 100 includes a memory cellMC and a control circuit CTLC. The memory cell MC includes a transistorWTr, a transistor RTr, and a capacitor C. Note that the transistor WTris an n-channel transistor, and the transistor RTr is a p-channeltransistor.

The memory cell MC is electrically connected to a wiring BL, a wiringSL, a wiring WL, and a wiring WLC.

A first terminal of the transistor WTr is electrically connected to afirst terminal of the capacitor C and a gate of the transistor RTr via aretention node FN. A second terminal of the transistor WTr iselectrically connected to the wiring BL, and a gate of the transistorWTr is electrically connected to the wiring WL. A first terminal of thetransistor RTr is electrically connected to the wiring BL, and a secondterminal of the transistor RTr is electrically connected to the wiringSL. A second terminal of the capacitor is electrically connected to thewiring WLC.

The control circuit CTLC is electrically connected to the wiring WLC.

The wiring BL functions as a bit line. When data is written to thememory cell MC, a potential is input from the wiring BL to the secondterminal of the transistor WTr. When data is read out from the memorycell MC, a potential is output from the first terminal of the transistorRTr to the wiring BL. The wiring SL functions as a source line. Whendata is read out from the memory cell MC, a potential is input from thewiring SL to the second terminal of the transistor RTr. The wiring WLfunctions as a word line. When data is written to the memory cell MC, apotential is input from the wiring WL to the gate of the transistor WTr.The wiring WLC functions as a wiring for applying an appropriatepotential to the second terminal of the capacitor C.

Here, the role of the control circuit CTLC is described using FIG. 3.

The control circuit CTLC has a function of applying a voltage to thesecond terminal of the capacitor C via the wiring WLC. Here, when theretention node FN is in a floating state, the potential of the retentionnode FN changes in response to change in the potential of the secondterminal of the capacitor C owing to capacitive coupling of thecapacitor C. The amount of change in the potential of the retention nodeFN is determined by a capacitive coupling coefficient of the memory cellMC. The capacitive coupling coefficient is a determined by the amount ofchange in the potential of the second terminal of the capacitor C, thestructure of the capacitor C, the gate capacitance of the transistorWTr, the gate capacitance of the transistor RTr, or wirings, elements,and the like provided in the vicinity of the retention node FN. In thedescription of the specification, influences by the structure of thecapacitor C, the gate capacitance of the transistor WTr, the gatecapacitance of the transistor RTr, and the wirings and elements in thevicinity of the retention node FN are not considered, and the amount ofchange in the potential of the retention node FN is substantially equalto the amount of change in the potential of the second terminal of thecapacitor C. In other words, the capacitive coupling coefficient is 1 inthe following description of this specification.

FIG. 3 shows a relationship between the potential of the retention nodeFN and a voltage V_(WLC) which is applied to the second terminal of thecapacitor C by the control circuit CTLC.

Note that in the description of the role of the control circuit, thesemiconductor device 100 is capable of retaining 4-bit data. That is,any one of 16 levels of potentials of “0000” to “1111” (expressed bybinary notation) can be retained in the retention node FN.

“Initial State” denotes an initial state in which a potential isretained in the retention node, and a potential corresponding any one of“0000” to “1111” is retained in the memory cell MC. In addition, thecontrol circuit CTLC applies a potential of 0 V to the second terminalof the capacitor C, which is represented as V_(WLC)=0 in FIG. 3.

Here, the control circuit CTLC applies a voltage V_(WLC)=ΔV₊ (ΔV₊ is apositive voltage value) to the second terminal of the capacitor C. Atthat time, the potential of the retention node FN increases by ΔV₊ owingto the capacitive coupling of the capacitor C. This state is representedas “State 1” in FIG. 3.

When the control circuit CTLC applies a voltage V_(WLC)=ΔV⁻ (ΔV⁻ is anegative voltage value) to the second terminal of the capacitor C inInitial State, the potential of the retention node FN decreases by ΔV⁻owing to the capacitive coupling of the capacitor C. This state isrepresented as “State 2” in FIG. 3.

In other words, the control circuit CTLC applies a given voltage to thesecond terminal of the capacitor C, whereby the potential retained inthe retention node FN can increase or decrease by the given voltage. Inthis manner, addition or subtraction of data (a value) retained in theretention node FN can be executed.

Next, reading out of data retained in the retention node is described.

When a potential is input to one of the first terminal and the secondterminal of the transistor RTr, a potential which is output from theother of the first terminal and the second terminal of the transistorRTr is determined by the potential of the retention node FN that isinput to the gate of the transistor RTr. The potential output from theother of the first terminal and the second terminal of the transistorRTr is also determined by the channel width, channel length, structure,threshold voltage, and the like of the transistor RTr, in addition tothe potential of the retention node FN. That is, the channel width,channel length, structure, and the like of the transistor RTr areconfigured appropriately, or the threshold voltage of the transistor RTris set to an appropriate value, whereby the absolute value of thepotential output from the other of the first terminal and the secondterminal of the transistor RTr can be substantially equal to theabsolute value of the potential of the retention node FN.

Note that in the case where the transistor RTr is a p-channeltransistor, when a constant current flows between the source and thedrain of the transistor RTr, the source-drain voltage is increased asthe gate voltage becomes lower. In that case, the size, structure, orthe like of the transistor RTr is designed so that a reference voltageis 0 V and an inverted potential of the potential retained in theretention node FN is substantially equal to the potential output fromthe other of the first terminal and the second terminal of thetransistor RTr.

In this manner, the potential that is output from the other of the firstterminal and the second terminal of the transistor RTr is adjusted byappropriately configuring the channel width, channel length, structure,and the like of the transistor RTr or setting the threshold voltage ofthe transistor RTr to an appropriate value. Then, the potential is inputto an AD converter as it is; as a result, the data retained in theretention node FN can be read out without using a circuit for convertinga potential, such as a level shifter.

Accordingly, circuits which are needed for reading out of a potentialcan be reduced, thereby reducing the circuit size of the memory device.Therefore, the miniaturized memory device can be obtained.

A transistor in which the channel formation region includes an oxidesemiconductor (OS transistor) is preferably used as the transistor WTr.The OS transistor has a feature of an extremely low off-state current.Therefore, using the OS transistor in the semiconductor device enableslong-term retention of the potential in the retention node FN.Accordingly, refresh is not needed for the potential of the retentionnode FN, leading to reduction in the power consumption of thesemiconductor device 100.

The retention node FN included in the memory cell MC of thesemiconductor device 100 can retain any one of the states of three ormore different amounts of charge. In other words, the memory cell MC isa multi-level cell (MLC) which can hold any one of three or moredifferent states (also referred to multi-levels in some cases). Forexample, when the retention node of the memory cell MC can retain anyone of the states of four different amounts of charge, the memory cellMC is regarded as being capable of storing four values (2 bits), and inthat case, four pieces of data, i.e., “00”, “01”, “10”, and “11”expressed by the binary notation can be handled.

Note that one embodiment of the present invention is not limited to theconfiguration of the semiconductor device 100 illustrated in FIG. 1. Anyone of the configurations of semiconductor devices illustrated in FIGS.2A and 2B may be employed. The transistor WTr included in asemiconductor device 101 illustrated in FIG. 2A has a back gate which iselectrically connected to a wiring BG. In this configuration, thethreshold voltage of the transistor WTr can be controlled by inputting apotential to the wiring BG.

The transistor WTr included in a semiconductor device 102 illustrated inFIG. 2B has a back gate which is electrically connected to the gate ofthe transistor WTr. This configuration can increase an on-state currentflowing through the transistor WTr.

Operation Example

Next, the operation of the semiconductor device 100 of one embodiment ofthe present invention is described. FIG. 4 and FIGS. 5A and 5B aretiming charts each showing an operation example of the semiconductordevice 100.

<<Writing Operation>>

First, an example of a writing operation of the semiconductor device 100is described. For writing of data to the memory cell MC, a high-levelpotential is applied to the wiring WL to turn on the transistor WTr.After that, a writing bit signal is input to the wiring BL to write thewriting bit signal to the retention node FN via the transistor WTr.Finally, a low-level potential is applied to the wiring WL to turn offthe transistor WTr, so that writing of data to the memory cell MC iscompleted. It is preferable that the potential of the wiring WLC be areference potential continuously.

FIG. 4 is a timing chart showing an example of the operation for writingdata to the semiconductor device 100. FIG. 4 demonstrates changes in thepotentials of the wiring WL, the wiring WLC, the wiring SL, the wiringBL, and the retention node FN when data is written to the retention nodeFN during a period from Time T0 to T4.

The memory cell MC included in the semiconductor device 100 described inthis operation example is capable of storing four values. That is, thememory cell MC can handle four pieces of data: “00”, “01”, “10”, and“11”. Potentials representing the pieces of data “00”, “01”, “10”, and“11” are denoted by V₀₀, V₀₁, V₁₀, and V₁₁, respectively. The lowestpotential is V₀₀, followed by V₀₁, V₁₀, and V₁₁. A potential differencebetween V₀₀ and V₀₁, a potential difference between V₀₁ and V₁₀, and apotential difference between V₁₀ and V₁₁ are each represented as ΔV.This operation example shows an operation for writing the potential V₀₁to the retention node FN, which is described below.

Since the transistor RTr included in the semiconductor device 100 is ap-channel transistor, when a constant current flows between the sourceand the drain of the transistor RTr in a linear region, the source-drainvoltage becomes large as the gate voltage is reduced. In that case, V₀₀is set to 0 V as a reference potential, and the potential retained inthe retention node FN is set to V₀₀, −V₀₁, −V₁₀, or −V₁₁ so that V₀₀,V₀₁, V₁₀, or V₁₁ is output from the other of the first terminal and thesecond terminal of the transistor RTr.

A high-level potential (denoted by “High” in FIG. 4) or a low-levelpotential (denoted by “Low” in FIG. 4) is input to the wiring WL. Here,the high-level potential is high enough to turn on the transistor WTr,and the low-level potential is low enough to turn off the transistorWTr.

A high-level potential (denoted by “High” in FIG. 4) or a low-levelpotential (denoted by “Low” in FIG. 4) is input to the wiring SL. Here,it is preferable that the high-level potential be sufficiently higherthan the potential V₁₁.

One of the potentials V₁₁, V₁₀, V₀₁, V₀₀, −V₀₁, −V₁₀, and −V₁₁ is inputto the wiring WLC. The highest potential is V₁₁, followed by V₁₀, V₀₁,V₀₀, −V₀₁, −V₁₀, and −V₁₁.

In a writing operation, any one of the potentials V₀₀, −V₀₁, −V₁₀, and−V₁₁ is input to the wiring BL. In a reading operation, the wiring BLhas the potential V₁₁, V₁₀, or V₀₁ in some cases.

During a period from Time T0 to Time T1, the low-level potential isinput to the wiring WL, the low-level potential is input to the wiringSL, and the potential V₀₀ is input to the wiring BL. In addition, thepotential V₀₀ is input to the wiring WLC. The retention node FN retainsthe potential V₀₀ as a potential in the initial state.

The wiring BL is precharged with the potential −V₀₁ at Time T1, wherebythe voltage −V₀₁ is applied to the second terminal of the transistorWTr.

At Time T2, the high-level potential is input to the wiring WL.Accordingly, the high-level potential is applied to the gate of thetransistor WTr to turn on the transistor WTr.

Therefore, the wiring BL can be electrically connected to the retentionnode FN, so that charge flows from the wiring BL to the retention nodeFN during a period from Time T2 to Time T3. As a result, the potential−V₀₁ is retained in the retention node FN.

At Time T3, the low-level potential is input to the wiring WL.Accordingly, the low-level potential is applied to the gate of thetransistor WTr to turn off the transistor WTr.

Accordingly, the wiring BL is not electrically connected to theretention node FN, so that no charge flows between the wiring BL and theretention node FN.

After the transistor WTr is turned off, the voltage V₀₀ is input to thewiring BL in a period from Time T3 to Time T4.

By the above operations from Time T0 to Time T4, data can be written tothe retention node FN of the memory cell MC.

<<Reading Operation, Addition Processing, and Subtraction Processing>>

Next, an operation of the semiconductor device 100 for reading out databy executing addition or subtraction processing is described. When datastored in the memory cell MC is subjected to addition or subtractionprocessing, a potential which corresponds to a value which is added toor subtracted from the stored data is applied to the wiring WLC by thecontrol circuit CTLC. As a result, the potential of the data that isinitially stored in the memory cell MC is changed to a potential of datathat has been subjected to the addition or subtraction processing. Afterthat, the high level potential is applied to the wiring SL, and thehigh-level potential is input to the second terminal of the transistorRTr. Thus, the potential of the data subjected to the addition orsubtraction processing can be output from the first terminal of thetransistor RTr to be read out via the wiring BL.

FIG. 5A is a timing chart showing an operation in which data is read outfrom the memory cell MC of the semiconductor device 100 and thensubjected to addition processing, and FIG. 5B is a timing chart showingan operation in which the data is subjected to subtraction processing.FIG. 5A or 5B demonstrates changes in the potentials of the wiring WL,the wiring WLC, the wiring SL, the wiring BL, and the retention node FNwhen data is written to the retention node FN during a period from TimeT5 to T9.

For example, the potential −V₀₁ is retained in the retention node FN atTime T5 in FIG. 5A. Thus, FIG. 5A demonstrates an operation in which thepotential −V₀₁ retained in the retention node FN is subjected toaddition operation and then read out. Meanwhile, in FIG. 5B, thepotential −V₁₁ is retained in the retention node FN at Time T5, forexample. Thus, FIG. 5B demonstrates an operation in which the potential−V₁₁ retained in the retention node FN is subjected to subtractionprocessing and then read out.

First, the operation for executing the addition processing in reading(the timing chart of FIG. 5A) is described.

At Time T5, the low-level potential is input to the wiring WL, thepotential V₀₀ is input to the wiring WLC, the low-level potential isinput to the wiring SL, and the potential V₀₀ is input to the wiring BL.As described above, the retention node FN has retained the potential−V₀₁ since before Time T5.

At Time T6, the potential −V₁₀ is input to the wiring WLC, whereby thepotential −V₁₀ is applied to the second terminal of the capacitor C.Since the low-level potential is input to the wiring WL, the transistorWTr is off. In other words, the retention node FN is in a floatingstate; therefore, the potential of the retention node FN changes inresponse to the change in the potential of the second terminal of thecapacitor C (a boosting effect). In the case where the capacitivecoupling coefficient in the memory cell MC is 1, the amount of change inthe potential of the retention node FN corresponds to the amount ofchange in the potential of the second terminal of the capacitor C.

The potential of the second terminal of the capacitor C is V₀₀ at TimeT5 and −V₁₀ at Time T7. Therefore, the amount of change in the potentialof the second terminal of the capacitor C during a period from Time T5to Time T7 is −2ΔV.

Accordingly, the potential of the retention node FN in a floating statebecomes a potential obtained by subtracting 2ΔV corresponding to theamount of change in the potential of the second terminal of thecapacitor C from the potential −V₀₁ that is originally retained in theretention node FN. That is, the potential of the retention node FN isreduced to the potential −V₁₁.

At Time T7, the high-level potential is input to the wiring SL. At thattime, since the potential of the retention node FN is applied to thegate of the transistor RTr, a voltage is determined by the potential ofthe retention node FN and a current flowing between the first and secondterminals of the transistor RTr. Therefore, when a current flows fromthe wiring SL to the wiring BL, a potential that corresponds to thepotential of the retention node FN is output from the transistor RTr tothe wiring BL. Here, a potential substantially equal to an invertedpotential of the potential of the retention node FN is output to thewiring BL. Accordingly, the inverted potential of −V₁₁, i.e., apotential substantially equal to the potential V₁₁, is supplied from thefirst terminal of the transistor RTr to the wiring BL.

At that time, the potential of the wiring BL is input to a readingcircuit connected to the wiring BL, whereby the potential retained inthe retention node FN of the memory cell MC, i.e., data that is obtainedas a result of addition processing, can be read out.

At Time T8, the potential V₀₀ is input to the wiring WLC, and thelow-level potential is input to the wiring SL, whereby supply of chargefrom the wiring SL to the wiring BL is stopped; as a result, thepotential of the wiring BL is reduced to V₀₀.

By performing the above operations from Time T5 to Time T9, data of theretention node FN of the memory cell MC can be subjected to additionprocessing and the resulting data can be read out.

Next, the operation for executing the subtraction processing in reading(the timing chart of FIG. 5B) is described.

At Time T5, the low-level potential is input to the wiring WL, thepotential V₀₀ is input to the wiring WLC, the low-level potential isinput to the wiring SL, and the potential V₀₀ is input to the wiring BL.As described above, the retention node FN has retained the potential−V₁₁ since before Time T5.

At Time T6, the potential V₁₀ is input to the wiring WLC, whereby thepotential V₁₀ is applied to the second terminal of the capacitor C.Since the low-level potential is input to the wiring WL, the transistorWTr is off. In other words, the retention node FN is in a floatingstate; therefore, the potential of the retention node FN changes inresponse to the change in the potential of the second terminal of thecapacitor C. In the case where the capacitive coupling coefficient inthe memory cell MC is 1, the amount of change in the potential of theretention node FN corresponds to the amount of change in the potentialof the second terminal of the capacitor C.

The potential of the second terminal of the capacitor C is V₀₀ at TimeT5 and V₁₀ at Time T7. Therefore, the amount of change in the potentialof the second terminal of the capacitor C during a period from Time T5to Time T7 is 2ΔV.

Accordingly, the potential of the retention node FN in a floating statebecomes a potential obtained by adding 2ΔV corresponding to the amountof change in the potential of the second terminal of the capacitor C tothe potential −V₁₁ that is originally retained in the retention node FN.That is, the potential of the retention node FN is reduced to thepotential −V₀₁.

At Time T7, the high-level potential is input to the wiring SL. At thattime, since the potential of the retention node FN is applied to thegate of the transistor RTr, a voltage is determined by the potential ofthe retention node FN and a current flowing between the first and secondterminals of the transistor RTr. Therefore, when a current flows fromthe wiring SL to the wiring BL, a potential that corresponds to thepotential of the retention node FN is output from the transistor RTr tothe wiring BL. Here, a potential substantially equal to the potential ofthe retention node FN is output to the wiring BL. Accordingly, theinverted potential of −V₀₁, i.e., a potential substantially equal to thepotential V₀₁, is supplied from the first terminal of the transistor RTrto the wiring BL.

At that time, the potential of the wiring BL is input to a readingcircuit connected to the wiring BL, whereby the potential retained inthe retention node FN of the memory cell MC, i.e., data that is obtainedas a result of subtraction processing, can be read out.

At Time T8, the potential V₀₀ is input to the wiring WLC, and thelow-level potential is input to the wiring SL, whereby supply of chargefrom the wiring SL to the wiring BL is stopped; as a result, thepotential of the wiring BL is reduced to V₀₀.

By performing the above operations from Time T5 to Time T9, data of theretention node FN of the memory cell MC can be subjected to subtractionprocessing and the resulting data can be read out.

The above operations are executed in the semiconductor device 100 inthis manner, whereby multi-level data retained in the retention node canbe subjected to addition or subtraction processing without using anaddition circuit or a subtraction circuit. In addition, the operationresult can be output to the outside.

Since the semiconductor device 100 needs neither an addition circuit nora subtraction circuit is needed, the circuit size of the memory deviceincluding the semiconductor device 100 can be reduced. That is, thememory device can be miniaturized.

In addition, since the above operation needs neither an addition circuitnor a subtraction circuit, it is not necessary to convert the read datainto a digital value. Therefore, a time needed for executing addition orsubtraction processing on data can be shortened.

Furthermore, the above-described subtraction processing makes itpossible to perform comparison between the value of multi-level dataretained in the semiconductor device 100 (hereinafter referred to as Avalue) and a given value (hereinafter referred to as B value). Suchcomparison is referred to as comparison processing in the followingdescription. Specifically, a potential that corresponds to an reciprocalof a potential corresponding to B value, which is to be compared with Avalue retained in the memory cell MC, is applied from the controlcircuit CTLC to the wiring WLC. That is, subtraction processing forsubtracting B value from A value retained in the memory cell MC isexecuted in the semiconductor device 100. After that, a potentialcorresponding to the result of the subtraction processing is output fromthe first terminal of the transistor RTr via the wiring BL. Then, theoutput potential corresponding to the result of the subtractionprocessing is read out, and whether the data has a positive value, anegative value, or is 0 is determined, whereby B value can be comparedwith A value retained in the memory cell MC. In this manner, applicationof subtraction processing enables comparison processing between thevalue of multi-level data retained in the memory cell MC and a givenvalue.

Although the capacitive coupling coefficient in the memory cell MC ofthe semiconductor device 100 is given as 1 in this embodiment, thecapacitive coupling coefficient is sometimes less than 1 actually byinfluences caused by the configuration of the capacitor C, wirings inthe vicinity of the retention node FN, and other elements. In such acase, for example, a configuration which influences the manufacture ofthe semiconductor device 100 as little as possible is employed, or thepotential applied from the control circuit CTLC to the second terminalof the capacitor C is adjusted in accordance with the capacitivecoupling coefficient.

This embodiment can be achieved in a memory cell capable of retaininganalog data as well as in the memory cell capable of retainingmulti-level data. That is, analog data can also be subjected to additionprocessing, subtraction processing, or comparison processing in a mannersimilar to that described above.

Note that an example described as one embodiment of the presentinvention in this embodiment can be combined with any of the otherexamples as appropriate.

In Embodiment 1, one embodiment of the present invention has beendescribed. Other embodiments of the present invention will be describedin Embodiments 2 to 8. Note that one embodiment of the present inventionis not limited thereto. In other words, various embodiments of theinvention are described in this embodiment and the other embodiments,and one embodiment of the present invention is not limited to aparticular embodiment. Although an example in which a channel formationregion, a source region, a drain region, or the like of a transistorincludes an oxide semiconductor is described as one embodiment of thepresent invention, one embodiment of the present invention is notlimited thereto. Depending on the circumstances and conditions, avariety of semiconductors may be used for transistors in one embodimentof the present invention, the channel formation regions of thetransistors, the source and drain regions of the transistors, and thelike. Depending on the circumstances and conditions, transistors in oneembodiment of the present invention, the channel formation regions ofthe transistors, the source and drain regions of the transistors, andthe like may include, for example, at least one of silicon, germanium,silicon germanium, silicon carbide, gallium arsenide, aluminum galliumarsenide, indium phosphide, gallium nitride, and an organicsemiconductor. Depending on the circumstances and conditions,transistors in one embodiment of the present invention, the channelformation regions of the transistors, the source and drain regions ofthe transistors, and the like do not necessarily include an oxidesemiconductor.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 2

In this embodiment, a configuration of a semiconductor device which isdifferent from that of the semiconductor device 100 described inEmbodiment 1 is described.

Configuration Example 1

FIG. 6A shows a semiconductor device of one embodiment of the presentinvention. A semiconductor device 110 includes the memory cell MC andthe control circuit CTLC. The memory cell MC includes the transistorWTr, the transistor RTr, and the capacitor C. Note that the transistorWTr is an n-channel transistor, and the transistor RTr is a p-channeltransistor.

The memory cell MC is electrically connected to a wiring WBL, a wiringRBL, the wiring BL, the wiring SL, the wiring WL, and the wiring WLC.

The first terminal of the transistor WTr is electrically connected tothe first terminal of the capacitor C and the gate of the transistor RTrvia the retention node FN. The second terminal of the transistor WTr iselectrically connected to the wiring WBL, and the gate of the transistorWTr is electrically connected to the wiring WL. The first terminal ofthe transistor RTr is electrically connected to the wiring RBL, and thesecond terminal of the transistor RTr is electrically connected to thewiring SL. The second terminal of the capacitor is electricallyconnected to the wiring WLC.

The control circuit CTLC is electrically connected to the wiring WLC.

The wiring WBL functions as a writing bit line. When data is written tothe memory cell MC, a potential is input from the wiring WBL to thesecond terminal of the transistor WTr. The wiring RBL functions as areading bit line. When data is read out from the memory cell MC, apotential is output from the first terminal of the transistor RTr to thewiring RBL. The wiring SL functions as a source line. When data is readout from the memory cell MC, a potential is input from the wiring SL tothe second terminal of the transistor RTr. The wiring WL functions as aword line. When data is written to the memory cell MC, a potential isinput from the wiring WL to the gate of the transistor WTr. The wiringWLC functions as a wiring for applying an appropriate potential to thesecond terminal of the capacitor C.

As described above, the semiconductor device 110 has a connectionconfiguration substantially similar to that of the semiconductor device100; however, in the semiconductor device 100, a writing bit signal anda reading bit signal are both supplied (transmitted) by the wiring BL,whereas in the semiconductor device 110, a writing bit signal istransmitted by the wiring WBL and a reading bit signal is transmitted bythe wiring RBL.

Accordingly, writing and reading operations of the semiconductor device110 can be performed in the same manner as those of the semiconductordevice 100.

Note that one embodiment of the present invention is not limited to theconfiguration of the semiconductor device 110 illustrated in FIG. 6A.Any one of the configurations of semiconductor devices illustrated inFIGS. 7A and 7B may be employed. The transistor WTr included in asemiconductor device 111 illustrated in FIG. 7A has a back gate which iselectrically connected to the wiring BG. In this configuration, thethreshold voltage of the transistor WTr can be controlled by inputting apotential to the wiring BG.

The transistor WTr included in a semiconductor device 112 illustrated inFIG. 7B has a back gate which is electrically connected to the gate ofthe transistor WTr. This configuration can increase an on-state currentflowing through the transistor WTr.

Configuration Example 2

FIG. 6B shows a semiconductor device of one embodiment of the presentinvention. A semiconductor device 120 includes the memory cell MC andthe control circuit CTLC. The memory cell MC includes the transistorWTr, the transistor RTr, and the capacitor C. Note that the transistorsWTr and RTr are n-channel transistors.

For the connection configuration of the semiconductor device 120, thedescription of the semiconductor device 100 is referred to.

Since the transistors WTr and RTr are n-channel transistors, thetransistors WTr and RTr can be formed using the same materials or can beformed by the same formation process. For example, the transistors WTrand RTr may each be a transistor in which the channel formation regionincludes an oxide semiconductor. In this manner, when the transistorsWTr and RTr are formed using the same materials or formed by the sameformation process, the manufacturing process of the semiconductor device120 can be shortened.

The transistor in which the channel formation region includes an oxidesemiconductor can have an extremely low off-state current. Accordingly,the potential of the retention node FN can be retained for a long time,and therefore it is not necessary to refresh the potential of theretention node FN; as a result, the power consumption of thesemiconductor device 120 can be reduced.

Since the transistor RTr included in the semiconductor device 120 is ann-channel transistor, when a constant current flows between the sourceand the drain of the transistor RTr, as the gate voltage is increased,the source-drain voltage becomes large. Accordingly, the potentialwritten to the retention node FN and the potential output from the firstterminal of the transistor RTr are different from those in thesemiconductor device 100. In that case, it is preferably to take any ofthe following countermeasures and the like: providing a back gate in thetransistor RTr to control the threshold voltage of the transistor RTr;and providing a correction circuit for the wiring BL to correct thevalue of the potential output from the first terminal of the transistorRTr.

Note that one embodiment of the present invention is not limited to theconfiguration of the semiconductor device 120 illustrated in FIG. 6B.Any one of the configurations of semiconductor devices illustrated inFIGS. 8A and 8B may be employed. The transistor WTr included in asemiconductor device 121 illustrated in FIG. 8A has a back gate which iselectrically connected to the wiring BG. In this configuration, thethreshold voltage of the transistor WTr can be controlled by inputting apotential to the wiring BG.

The transistor WTr included in a semiconductor device 122 illustrated inFIG. 8B has a back gate which is electrically connected to the gate ofthe transistor WTr. This configuration can increase an on-state currentflowing through the transistor WTr.

Configuration Example 3

FIG. 9A shows a semiconductor device of one embodiment of the presentinvention. A semiconductor device 130 includes a transistor STr, controlcircuits CTLC[1] to CTLC[m], and memory cells MC[1] to MC[m] (m is aninteger of 1 or more).

The memory cell MC[i] includes a transistor WTr[i], a transistor RTr[i],and a capacitor C[i] (i is an integer of 1 to m). Note that thetransistor WTr[i] is an n-channel transistor, and the transistor RTr[i]is a p-channel transistor.

The memory cell MC[i] is electrically connected to the wiring WBL, awiring WL[i], and a wiring WLC[i].

A first terminal of the transistor WTr[i] is electrically connected to afirst terminal of the capacitor C[i] and a gate of the transistor RTr[i]via a retention node FN[i]. A second terminal of the transistor WTr[i]is electrically connected to the wiring WBL, and a gate of thetransistor WTr[i] is electrically connected to the wiring WL[i]. Asecond terminal of the capacitor C[i] is electrically connected to thewiring WLC[i]. The wiring WLC[i] is electrically connected to thecontrol circuit CTLC[i].

A first terminal of the transistor STr is electrically connected to thewiring RBL, a second terminal of the transistor STr is electricallyconnected to a first terminal of the transistor RTr[1], and a gate ofthe transistor STr is electrically connected to a wiring SG. A firstterminal of the transistor RTr[m] is electrically connected to thewiring SL. The transistors RTr[1] to RTr[m] are connected in series.

That is, the semiconductor device 130 is a string with a NAND connectionwhich includes the plurality of memory cells MC, each of whichcorresponds to the memory cell MC in the semiconductor device 100described in Embodiment 1.

Next, a writing operation and a reading operation which is performedafter addition or subtraction processing in the semiconductor device 130are described.

The writing operation of the semiconductor device 130 is performed insuch a manner that the memory cell MC[i] is selected by application of apotential to the wiring WL[i], and a writing bit signal is supplied fromthe wiring WBL to the memory cell MC[i]. That is, the writing operationof the semiconductor device 130 can be performed in a manner similar tothat of the writing operation of the semiconductor device 100 describedin Embodiment 1.

The reading operation of the semiconductor device 130 after addition orsubtraction processing is performed in such a manner that a high-levelpotential is output to the wiring SG so that the transistor STr of astring that includes the memory cell MC[i] from which data is to be readout is turned on.

Next, the memory cell MC[i] from which data is to be read out issubjected to the addition or subtraction processing described inEmbodiment 1. Specifically, a potential is applied from the controlcircuit CTLC[i] to the second terminal of the capacitor C[i] via thewiring WLC[i] to increase or reduce the potential of the retention nodeFN[i] by capacitive coupling.

Meanwhile, as for the memory cell MC[j] which is not selected (j is aninteger of 1 to m other than i), a potential sufficiently lower than−V₁₁ is applied from the control circuit CTLC[j] to the second terminalof the capacitor C[j] via the wiring WLC[j] to turn on the transistorRTr[j]. Therefore, when a current flows between the source and the drainof the transistor RTr[j] of the memory cell MC[j] that is not selected,substantially no potential difference is generated between the sourceand the drain of the transistor RTr[j]. That is, when a current flowsbetween the wiring RBL and the wiring SL, of the transistors RTr[1] toRTr[m], only the transistor RTr[i] has the potential difference betweenthe source and the drain; accordingly, a potential substantially equalto that of the retention node FN[i] is output from the drain of thetransistor RTr[i] to the wiring RBL. The output potential is read out bya reading circuit or the like, whereby data of the memory cell MC[i]which has been subjected to addition or subtraction processing can beread out.

Note that only the wirings WBL, RBL, SG, SL, WL[1], WL[m], WLC[1], andWLC[m], the control circuits CTLC[1] and CTLC[m], the memory cells MC[1]and MC[m], the transistors STr, WTr[1], WTr[m], RTr[1], and RTr[m], thecapacitors C[1] and C[m], and the retention nodes FN[1] and FN[m] areshown in the semiconductor device 130 of FIG. 9A, and the otherreference numerals, wirings, elements, and the like are omitted.

Configuration Example 4

FIG. 9B shows a semiconductor device of one embodiment of the presentinvention. A semiconductor device 140 includes the transistor STr, thecontrol circuits CTLC[1] to CTLC[m], and the memory cells MC[1] to MC[m](m is an integer of 1 or more).

The memory cell MC[i] includes the transistor WTr[i], the transistorRTr[i], and the capacitor C[i] (i is an integer of 1 to m).

The memory cell MC[i] is electrically connected to the wiring WBL, thewiring WL[i], the wiring WLC[i], and the wiring SL.

The first terminal of the transistor WTr[i] is electrically connected tothe first terminal of the capacitor C[i] and the gate of the transistorRTr[i] via the retention node FN[i]. The second terminal of thetransistor WTr[i] is electrically connected to the wiring WBL, and thegate of the transistor WTr[i] is electrically connected to the wiringWL[i]. The second terminal of the capacitor C[i] is electricallyconnected to the wiring WLC[i]. The wiring WLC[i] is electricallyconnected to the control circuit CTLC [i].

The first terminal of the transistor STr is electrically connected tothe wiring RBL, the second terminal of the transistor STr iselectrically connected to the first terminals of the transistors RTr[1]to RTr[m], and the gate of the transistor STr is electrically connectedto the wiring SG. The wiring SL is electrically connected to the secondterminals of the transistors RTr[1] to RTr[m].

The semiconductor device 140 is a string with a NOR connection whichincludes the plurality of memory cells MC, each of which corresponds tothe memory cell MC in the semiconductor device 100 described inEmbodiment 1.

Next, writing and reading operations of the semiconductor device 140 aredescribed.

The writing operation of the semiconductor device 140 is performed insuch a manner that the memory cell MC[i] is selected by application of apotential to the wiring WL[i], and a writing bit signal is supplied fromthe wiring WBL to the memory cell MC[i]. That is, the writing operationcan be performed in a manner similar to that of the writing operation ofthe semiconductor device 100 described in Embodiment 1.

The reading operation of the semiconductor device 140 is performed insuch a manner that a high-level potential is output to the wiring SG sothat the transistor STr of a string that includes the memory cell MC[i]from which data is to be read out is turned on.

Next, the memory cell MC[i] from which data is to be read out issubjected to the addition or subtraction processing described inEmbodiment 1. Specifically, a potential is applied from the controlcircuit CTLC[i] to the second terminal of the capacitor C[i] via thewiring WLC[i] to increase or reduce the potential of the retention nodeFN[i] by capacitive coupling.

Meanwhile, as for the memory cell MC[j] which is not selected (j is aninteger of 1 to m other than i), a potential sufficiently higher thanV₁₁ is applied from the control circuit CTLC[j] to the second terminalof the capacitor C[j] via the wiring WLC[j] to turn off the transistorRTr[j]. Therefore, no current flows between the source and the drain ofthe transistor RTr[j] of the memory cell MC[j] that is not selected.That is, of the transistors RTr[1] to RTr[m] positioned between thewiring RBL and the wiring SL, only the transistor RTr[i] is turned on;accordingly, a potential which is substantially equal to that of theretention node FN[i] is input from the drain of the transistor RTr[i] tothe wiring RBL.

Note that only the wirings WBL, RBL, SG, SL, WL[1], WL[m], WLC[1], andWLC[m], the control circuits CTLC[1] and CTLC[m], the memory cells MC[1]and MC[m], the transistors STr, WTr[1], WTr[m], RTr[1], and RTr[m], thecapacitors C[1] and C[m], and the retention nodes FN[1] and FN[m] areshown in the semiconductor device 140 of FIG. 9B, and the otherreference numerals, wirings, elements, and the like are omitted.

Note that one embodiment of the present invention is not limited to theconfiguration of the semiconductor device 140 of FIG. 9B, and theconfiguration can be changed as appropriate depending on circumstancesor conditions. For example, the number of wirings included in thesemiconductor device 140 may be increased or reduced. A configuration inthat case is shown in FIG. 9C. A semiconductor device 141 has aconfiguration in which one wiring BL serves as the wirings WBL and RBLof the semiconductor device 140. In the writing and reading operationsof the semiconductor device 141, a writing bit line signal and a readingbit line signal are transmitted by the wiring BL.

Configuration Example 5

FIG. 10 shows a semiconductor device of one embodiment of the presentinvention.

In a semiconductor device 135, semiconductor devices 130[1] to 130[n] (nis an integer of 1 or more) each of which has the same configuration asthe semiconductor device 130 described in Configuration example 3 arearranged in a stripe form. The semiconductor devices 130[1] to 130[n]each include m memory cells MC. That is, the memory cells are arrangedin m columns and n rows, and the total number of memory cells of thesemiconductor device 135 is m×n. Note that the memory cell positioned inthe i-th row and j-th column of the semiconductor device 135 is referredto as a memory cell MC[i,j] (here, i is an integer of 1 to m and j is aninteger of 1 to n). Note that each of the memory cells MC[1,1] toMC[m,n] has the same configuration as one of the memory cells MC[1] toMC[m] illustrated in FIGS. 9A to 9C.

The semiconductor device 135 includes the control circuits CTLC[1] toCTLC[m]. The control circuits CTLC[1] to CTLC[m] are electricallyconnected to the wirings WLC[1] to WLC[m], respectively. The wiringWLC[i] is electrically connected to the memory cells MC[i,1] to MC[i,n].

The semiconductor device 135 is electrically connected to wiringsWL[1,1] to WL[m,n]. Note that the wirings WL[1,1] to WL[m,n] extend inthe row direction and are divided into groups of n for individual rows.The wirings WL[i,1] to WL[i,n] are electrically connected to the memorycells MC[i,1] to MC[i,n], respectively.

The semiconductor device 135 is electrically connected to wirings RBL[1]to RBL[n]. Furthermore, the semiconductor device 135 is electricallyconnected to wirings WBL[1] to WBL[n]. In addition, the semiconductordevice 135 is electrically connected to wirings SL[1] to SL[n].Moreover, the semiconductor device 135 is electrically connected towirings SG[1] to SG[n]. Specifically, the wiring RBL[j] is electricallyconnected to a first terminal of the transistor STr[j], the wiringWBL[j] is electrically connected to the memory cells MC[11] to MC[m,j],the wiring SL[j] is electrically connected to the memory cell MC[m,j],and the wiring SG[j] is electrically connected to a gate of thetransistor STr[j].

When data is written to the memory cell MC[i,j] in the semiconductordevice 135, a predetermined potential is applied to the wiring WL[i,j]first to select the memory cell MC[i,j]. Then, a writing bit signal issupplied by the wiring WBL[j], whereby data can be written to the memorycell MC[i,j]. In other words, the writing operation of the semiconductordevice 135 can be performed in a manner similar to that of the writingoperation of the semiconductor device 100 or the semiconductor device130.

When data of the memory cell MC[i,j] in the semiconductor device 135 issubjected to addition or subtraction processing and then read out, apredetermined potential is applied to the wiring SG[j] first to selectthe semiconductor device 130[j] including the memory cell MC[i,j]. Next,the memory cell MC[i,j] from which data is to be read out is subjectedto the addition or subtraction processing described in Embodiment 1.Specifically, a predetermined potential is applied from the controlcircuit CTLC[i] via the wiring WLC[i] to increase or reduce thepotential of the retention node of the memory cell MC[i,j]. Meanwhile,in the memory cell MC[k,j] (k is an integer of 1 to m other than i) fromwhich data is not read out, a sufficiently low potential is applied fromthe control circuit CTLC[k] via the wiring WLC[k] to turn on thetransistor RTr included in the memory cell MC[k,j]. When a current flowsbetween the wiring RBL[j] and the wiring SL[j] in that state, nopotential difference is generated between the source and the drain ofthe transistor RTr included in the memory cell MC[k,j], and a potentialdifference is generated only between the source and the drain of thetransistor RTr included in the memory cell MC[i,j]. Therefore, apotential substantially equal to that of the retention node of thememory cell MC[i,j] is output from the drain of the transistor RTrincluded in the memory cell MC [i,j] to the wiring RBL. The outputpotential is read out by a reading circuit or the like, whereby data ofthe memory cell MC[i,j] which has been subjected to addition orsubtraction processing can be read out.

Such a configuration makes it possible to obtain a semiconductor devicewith large storage capacity.

Note that only the semiconductor devices 130[1], 130[j], and 130[n]; thewirings WBL[1], WBL[j], WBL[n], RBL[1], RBL[j], RBL[n], SL[1], SL[j],SL[n], SG[1], SG[j], SG[n], WLC[1], WLC[i], WLC[m], WL[1,1], WL[1,j],WL[1,n], WL[i,1], WL[i,j], WL[i,n], WL[m,1], WL[m,j], and WL[m,n]; thecontrol circuits CTLC[1], CTLC[i], and CTLC[m]; the memory cellsMC[1,1], MC[1,j], MC[1,n], MC[i,n], MC[i,1], MC[i,j], MC[i,n], MC[m,1],MC[m,j], and MC[m,n]; the transistors STr[1], STr[j], and STr[n] areshown in the semiconductor device 135 of FIG. 10, and the otherreference numerals, wirings, elements, and the like are omitted.

Configuration Example 6

FIG. 11 shows a semiconductor device of one embodiment of the presentinvention.

In a semiconductor device 145, semiconductor devices 140[1] to 140[n] (nis an integer of 1 or more) each of which has the same configuration asthe semiconductor device 140 described in Configuration example 4 arearranged in a stripe form. The semiconductor devices 140[1] to 140[n]each include m memory cells MC. That is, the memory cells MC arearranged in m columns and n rows, and the total number of memory cellsMC of the semiconductor device 145 is m×n. Note that the memory cell MCpositioned in the i-th row and j-th column of the semiconductor device145 is referred to as a memory cell MC[i,j] (here, i is an integer of 1to m and j is an integer of 1 to n). Each of the memory cells MC[1,1] toMC[m,n] has the same configuration as the memory cell MC illustrated inFIG. 1.

The semiconductor device 145 includes the control circuits CTLC[1] toCTLC[m]. The control circuits CTLC[1] to CTLC[m] are electricallyconnected to the wirings WLC[1] to WLC[m], respectively. The wiringWLC[i] is electrically connected to the memory cells MC[i,1] to MC[i,n].

The semiconductor device 145 is electrically connected to the wiringsWL[1,1] to WL[m,n]. Note that the wirings WL[1,1] to WL[m,n] extend inthe row direction and are divided into groups of n for individual rows.The wirings WL[i,1] to WL[i,n] are electrically connected to the memorycells MC[i,1] to MC[i,n], respectively.

The semiconductor device 145 is electrically connected to the wiringsRBL[1] to RBL[n]. Furthermore, the semiconductor device 145 iselectrically connected to the wirings WBL[1] to WBL[n]. In addition, thesemiconductor device 145 is electrically connected to the wirings SL[1]to SL[n]. Moreover, the semiconductor device 145 is electricallyconnected to the wirings SG[1] to SG[n]. Specifically, the wiring RBL[j]is electrically connected to the first terminal of the transistorSTr[j], the wiring WBL[j] is electrically connected to the memory cellsMC[1,j] to MC[m,j], the wiring SL[j] is electrically connected to thememory cells MC [1,j] to MC[m,j], and the wiring SG[j] is electricallyconnected to the gate of the transistor STr[j].

When data is written to the memory cell MC[i,j] in the semiconductordevice 145, a predetermined potential is applied to the wiring WL[i,j]first to select the memory cell MC[i,j]. Then, a writing bit signal issupplied by the wiring WBL[j], whereby data can be written to the memorycell MC[i,j]. In other words, the writing operation of the semiconductordevice 145 can be performed in a manner similar to that of the writingoperation of the semiconductor device 100, the semiconductor device 130,or the semiconductor device 135.

When data of the memory cell MC[i,j] in the semiconductor device 145 issubjected to addition or subtraction processing and then read out, apredetermined potential is applied to the wiring SG[j] first to selectthe semiconductor device 140[j] including the memory cell MC[i,j]. Next,the memory cell MC[i,j] from which data is to be read out is subjectedto the addition or subtraction processing described in Embodiment 1.Specifically, a predetermined potential is applied from the controlcircuit CTLC[i] via the wiring WLC[i] to increase or reduce thepotential of the retention node of the memory cell MC[i,j]. Meanwhile,in the memory cell MC[k,j] (k is an integer of 1 to m other than i) fromwhich data is not read out, a sufficiently high potential is appliedfrom the control circuit CTLC[k] via the wiring WLC[k] to turn off thetransistor RTr included in the memory cell MC[k,j]. When a current flowsbetween the wiring RBL[j] and the wiring SL[j] in that state, no currentflows between the source and the drain of the transistor RTr included inthe memory cell MC[k,j], and a current flows only between the source andthe drain of the transistor RTr included in the memory cell MC[i,j] togenerate a potential difference therebetween. Therefore, a potentialsubstantially equal to that of the retention node of the memory cellMC[i,j] is output from the drain of the transistor RTr included in thememory cell MC[i,j] to the wiring RBL. The output potential is read outby a reading circuit or the like, whereby data of the memory cellMC[i,j] which has been subjected to addition or subtraction processingcan be read out.

Such a configuration makes it possible to obtain a semiconductor devicewith large storage capacity.

Note that only the semiconductor devices 140[1], 140[j], and 140[n]; thewirings WBL[1], WBL[j], WBL[n], RBL[1], RBL[j], RBL[n], SL[1], SL[j],SL[n], SG[1], SG[j], SG[n], WLC[1], WLC[i], WLC[m], WL[1,1], WL[1,j],WL[1,n], WL[i,1], WL[i,j], WL[i,n], WL[m,1], WL[m,j], and WL[m,n]; thecontrol circuits CTLC[1], CTLC[i], and CTLC[m]; the memory cellsMC[1,1], MC[1,j], MC[1,n], MC[i,1], MC[i,j], MC[i,n], MC[m,1], MC[m,j],and MC[m,n]; the transistors STr[1], STr[j], and STr[n] are shown in thesemiconductor device 145 of FIG. 11, and the other reference numerals,wirings, elements, and the like are omitted.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 3

A configuration example of a memory device of one embodiment of thepresent invention is described with reference to FIG. 12.

FIG. 12 illustrates a configuration example of a memory device. A memorydevice 2600 includes a peripheral circuit 2601 and a memory cell array2610. The peripheral circuit 2601 includes a row decoder 2621, a wordline driver circuit 2622, a bit line driver circuit 2630, an outputcircuit 2640, and a control logic circuit 2660.

The bit line driver circuit 2630 includes a column decoder 2631, aprecharge circuit 2632, a sense amplifier 2633, and a write circuit2634. The precharge circuit 2632 has a function of precharging thewiring BL, the wiring SL, the wiring WBL, and the wiring RBL that aredescribed in Embodiments 1 and 2 (these wirings are not illustrated inFIG. 12). The sense amplifier 2633 has a function of amplifying a datasignal read from the wiring BL or the wiring RBL. The amplified datasignal is output to the outside of the memory device 2600 as a digitaldata signal RDATA, via the output circuit 2640.

As power source voltages, a low power source voltage (VSS), a high powersource voltage (VDD) for the peripheral circuit 2601, and a high powersource voltage (VIL) for the memory cell array 2610 are supplied to thememory device 2600 from the outside.

Control signals (CE, WE, and RE), an address signal ADDR, and a datasignal WDATA are input to the memory device 2600 from the outside. Theaddress signal ADDR is input to the row decoder 2621 and the columndecoder 2631, and the data signal WDATA is input to the write circuit2634.

The control logic circuit 2660 processes the signals (CE, WE, RE) inputfrom the outside, and generates control signals for the row decoder 2621and the column decoder 2631. The signal CE is a chip enable signal, thesignal WE is a write enable signal, and the signal RE is a read enablesignal. Signals processed by the control logic circuit 2660 are notlimited to those listed above, and other control signals may be input asnecessary.

Note that whether each circuit or each signal described above isprovided or not can be determined as appropriate as needed.

When a p-channel Si transistor and a transistor in which the channelformation region includes an oxide semiconductor (preferably an oxidecontaining In, Ga, and Zn) described in a later embodiment are used inthe memory device 2600, the memory device 2600 can be reduced in size.In addition, the memory device 2600 can be reduced in power consumption.Furthermore, the memory device 2600 can be increased in operation speed.Particularly when the Si transistors are only p-channel ones, themanufacturing cost can be reduced.

Note that the configuration example of this embodiment is not limited tothat shown in FIG. 12. The configuration may be changed as appropriate:for example, part of the peripheral circuit 2601, e.g., the prechargecircuit 2632 and/or the sense amplifier 2633 may be provided below thememory cell array 2610. For example, in the case where the semiconductordevice 135 described in Configuration example 5 or the semiconductordevice 145 described in Configuration example 6 of Embodiment 2 is usedin the memory cell array 2610, the control circuits CTLC[1] to CTLC[m]may be provided in the periphery of the row decoder 2621 or the wordline driver circuit 2622.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 4

Described in this embodiment are transistors of one embodiment of thedisclosed invention.

Transistors according to one embodiment of the present invention eachpreferably include an nc-OS or a CAAC-OS, which are described inEmbodiment 7.

Structure Example 1 of Transistor

FIGS. 13A to 13C are a top view and cross-sectional views of atransistor 1400 a. FIG. 13A is a top view, FIG. 13B is a cross-sectionalview taken along dashed-dotted line A1-A2 in FIG. 13A, and FIG. 13C is across-sectional view taken along dashed-dotted line A3-A4 in FIG. 13A.Note that for simplification of the drawing, some components are notillustrated in the top view in FIG. 13A. Note that the dashed-dottedline A1-A2 and the dashed-dotted line A3-A4 are sometimes referred to asa channel length direction of the transistor 1400 a and a channel widthdirection of the transistor 1400 a, respectively.

The transistor 1400 a includes a substrate 1450, an insulating film 1401over the substrate 1450, a conductive film 1414 over the insulating film1401, an insulating film 1402 covering the conductive film 1414, aninsulating film 1403 over the insulating film 1402, an insulating film1404 over the insulating film 1403, a metal oxide 1431 and a metal oxide1432 which are stacked in this order over the insulating film 1404, aconductive film 1421 in contact with top and side surfaces of the metaloxide 1432, a conductive film 1423 also in contact with the top and sidesurfaces of the metal oxide 1432, a conductive film 1422 over theconductive film 1421, a conductive film 1424 over the conductive film1423, an insulating film 1405 over the conductive films 1422 and 1424, ametal oxide 1433 in contact with the metal oxides 1431 and 1432, theconductive films 1421 to 1424, and the insulating film 1405, aninsulating film 1406 over the metal oxide 1433, a conductive film 1411over the insulating film 1406, a conductive film 1412 over theconductive film 1411, a conductive film 1413 over the conductive film1412, an insulating film 1407 covering the conductive film 1413, and aninsulating film 1408 over the insulating film 1407. Note that the metaloxides 1431 to 1433 are collectively referred to as a metal oxide 1430.

The metal oxide 1432 is a semiconductor and serves as a channel of thetransistor 1400 a.

Furthermore, the metal oxides 1431 and 1432 include a region 1441 and aregion 1442. The region 1441 is formed in the vicinity of a region wherethe conductive film 1421 is in contact with the metal oxides 1431 and1432. The region 1442 is formed in the vicinity of a region where theconductive film 1423 is in contact with the metal oxides 1431 and 1432.

The regions 1441 and 1442 serve as low-resistance regions. The region1441 contributes to a decrease in the contact resistance between theconductive film 1421 and the metal oxides 1431 and 1432. The region 1442also contributes to a decrease in the contact resistance between theconductive film 1423 and the metal oxides 1431 and 1432.

The conductive films 1421 and 1422 serve as one of source and drainelectrodes of the transistor 1400 a. The conductive films 1423 and 1424serve as the other of the source and drain electrodes of the transistor1400 a.

The conductive film 1422 is configured to allow less oxygen to passtherethrough than the conductive film 1421. It is thus possible toprevent a decrease in the conductivity of the conductive film 1421 dueto oxidation.

The conductive film 1424 is also configured to allow less oxygen to passtherethrough than the conductive film 1423. It is thus possible toprevent a decrease in the conductivity of the conductive film 1423 dueto oxidation.

The conductive films 1411 to 1413 serve as a first gate electrode of thetransistor 1400 a.

The conductive films 1411 and 1413 are configured to allow less oxygento pass therethrough than the conductive film 1412. It is thus possibleto prevent a decrease in the conductivity of the conductive film 1412due to oxidation.

The insulating film 1406 serves as a first gate insulating film of thetransistor 1400 a.

The conductive film 1414 serves as a second gate electrode of thetransistor 1400 a.

The potential applied to the conductive films 1411 to 1413 may be thesame as or different from that applied to the conductive film 1414. Theconductive film 1414 may be omitted in some cases.

The insulating films 1401 to 1404 serve as a base insulating film of thetransistor 1400 a. The insulating films 1402 to 1404 also serve as asecond gate insulating film of the transistor 1400 a.

The insulating films 1405 to 1408 serve as a protective insulating filmor an interlayer insulating film of the transistor 1400 a.

As shown in FIG. 13C, the side surface of the metal oxide 1432 issurrounded by the conductive film 1411. With this structure, the metaloxide 1432 can be electrically surrounded by an electric field of theconductive film 1411. Such a structure of a transistor in which asemiconductor is electrically surrounded by an electric field of a gateelectrode is referred to as a surrounded channel (s-channel) structure.Since a channel is formed in the entire metal oxide 1432 (bulk) in thes-channel structure, a large amount of current can flow between a sourceand a drain of a transistor, increasing the on-state current of thetransistor.

The s-channel structure, because of its high on-state current, issuitable for a semiconductor device such as large-scale integration(LSI) which requires a miniaturized transistor. A semiconductor deviceincluding the miniaturized transistor can have a high integration degreeand high density.

In the transistor 1400 a, a region serving as a gate electrode is formedso as to fill an opening 1415 formed in the insulating film 1405 or thelike, that is, in a self-aligned manner.

As shown in FIG. 13B, the conductive films 1411 and 1422 have a regionwhere they overlap with each other with the insulating film positionedtherebetween. The conductive films 1411 and 1423 also have a regionwhere they overlap with each other with the insulating film positionedtherebetween. These regions serve as the parasitic capacitance causedbetween the gate electrode and the source or drain electrode and mightdecrease the operation speed of the transistor 1400 a. This parasiticcapacitance can be reduced by providing the insulating film 1405 in thetransistor 1400 a. The insulating film 1405 preferably contains amaterial with a low relative dielectric constant.

FIG. 14A is an enlarged view of the center of the transistor 1400 a. InFIG. 14A, a width L_(G) denotes the length of the bottom surface of theconductive film 1411, which faces parallel to the top surface of themetal oxide 1432 with the insulating film 1406 and the metal oxide 1433positioned therebetween. The width L_(G) is the line width of the gateelectrode. In FIG. 14A, a width L_(SD) denotes the length between theconductive films 1421 and 1423, i.e., the length between the sourceelectrode and the drain electrode.

The width L_(SD) is generally determined by the minimum feature size. Asshown in FIG. 14A, the width L_(G) is narrower than the width L_(SD).This means that in the transistor 1400 a, the line width of the gateelectrode can be made narrower than the minimum feature size;specifically, the width L_(G) can be greater than or equal to 5 nm andless than or equal to 60 nm, preferably greater than or equal to 5 nmand less than or equal to 30 nm.

In FIG. 14A, a height H_(SD) denotes the total thickness of theconductive films 1421 and 1422, or the total thickness of the conductivefilms 1423 and 1424.

The thickness of the insulating film 1406 is preferably less than orequal to the height H_(SD), in which case the electric field of the gateelectrode can be applied to the entire channel formation region. Thethickness of the insulating film 1406 is less than or equal to 30 nm,preferably less than or equal to 10 nm.

The parasitic capacitance between the conductive films 1422 and 1411 andthe parasitic capacitance between the conductive films 1424 and 1411 areinversely proportional to the thickness of the insulating film 1405. Forexample, the thickness of the insulating film 1405 is preferably threetimes or more, and further preferably five times or more the thicknessof the insulating film 1406, in which case the parasitic capacitance isnegligibly small. As a result, the transistor 1400 a can operate at highfrequencies.

Components of the transistor 1400 a are described below.

<<Metal Oxide Layer>>

First, a metal oxide that can be used as the metal oxides 1431 to 1433is described.

The transistor 1400 a preferably has a low current (off-state current)flowing between a source and a drain in the non-conduction state.Examples of the transistor with a low off-state current include atransistor including an oxide semiconductor in a channel formationregion.

The metal oxide 1432 is an oxide semiconductor containing indium (In),for example. The metal oxide 1432 can have high carrier mobility(electron mobility) by containing indium, for example. The metal oxide1432 preferably contains an element M. The element M is preferablyaluminum (Al), gallium (Ga), yttrium (Y), tin (Sn), or the like. Otherelements that can be used as the element M are boron (B), silicon (Si),titanium (Ti), iron (Fe), nickel (Ni), germanium (Ge), zirconium (Zr),molybdenum (Mo), lanthanum (La), cerium (Ce), neodymium (Nd), hafnium(Hf), tantalum (Ta), tungsten (W), magnesium (Mg), and the like. Notethat two or more of these elements may be used in combination as theelement M. The element M is an element having high bonding energy withoxygen, for example. The element M is an element whose bonding energywith oxygen is higher than that of indium, for example. The element M isan element that can increase the energy gap of the metal oxide, forexample. Furthermore, the metal oxide 1432 preferably contains zinc(Zn). When containing zinc, the metal oxide is easily crystallized insome cases.

Note that the metal oxide 1432 is not limited to the oxide semiconductorcontaining indium. The metal oxide 1432 may be an oxide semiconductorthat does not contain indium and contains at least one of zinc, gallium,and tin (e.g., a zinc tin oxide or a gallium tin oxide).

For the metal oxide 1432, an oxide semiconductor with a wide energy gapis used, for example. The energy gap of the metal oxide 1432 is, forexample, greater than or equal to 2.5 eV and less than or equal to 4.2eV, preferably greater than or equal to 2.8 eV and less than or equal to3.8 eV, further preferably greater than or equal to 3 eV and less thanor equal to 3.5 eV.

The metal oxide 1432 is preferably a CAAC-OS film which is describedlater.

The metal oxides 1431 and 1433 include, for example, one or more, or twoor more elements other than oxygen included in the metal oxide 1432.Since the metal oxides 1431 and 1433 include one or more, or two or moreelements other than oxygen included in the metal oxide 1432, aninterface state is less likely to be formed at an interface between themetal oxides 1431 and 1432 and an interface between the metal oxides1432 and 1433.

In the case of using an In-M-Zn oxide as the metal oxide 1431, when thetotal proportion of In and M is assumed to be 100 atomic %, theproportions of In and M are preferably set to be lower than 50 atomic %and higher than 50 atomic %, respectively, further preferably lower than25 atomic % and higher than 75 atomic %, respectively. When the metaloxide 1431 is formed by a sputtering method, a sputtering target with anatomic ratio of In:M:Zn=1:3:2, In:M:Zn=1:3:4, or the like can be used.

In the case of using an In-M-Zn oxide as the metal oxide 1432, when thetotal proportion of In and M is assumed to be 100 atomic %, theproportions of In and M are preferably set to be higher than 25 atomic %and lower than 75 atomic %, respectively, further preferably higher than34 atomic % and lower than 66 atomic %, respectively. When the metaloxide 1432 is formed by a sputtering method, a sputtering target withthe above composition is preferably used. For example, In:M:Zn ispreferably 1:1:1, 1:1:1.2, 2:1:3, 3:1:2, or 4:2:4.1. In particular, whena sputtering target with an atomic ratio of In:Ga:Zn=4:2:4.1 is used,the atomic ratio of In to Ga and Zn in the metal oxide 1432 may be 4:2:3or in the neighborhood of 4:2:3.

In the case of using an In-M-Zn oxide as the metal oxide 1433, when thetotal proportion of In and M is assumed to be 100 atomic %, theproportions of In and M are preferably set to be lower than 50 atomic %and higher than 50 atomic %, respectively, further preferably lower than25 atomic % and higher than 75 atomic %, respectively. For example,In:M:Zn is preferably 1:3:2 or 1:3:4. The metal oxide 1433 may be ametal oxide that is the same type as that of the metal oxide 1431.

The metal oxide 1431 or the metal oxide 1433 does not necessarilycontain indium in some cases. For example, the metal oxide 1431 or themetal oxide 1433 may be gallium oxide.

Next, the function and effect of the metal oxide 1430, which includes astack of the metal oxides 1431 to 1433, are described with reference tothe energy band diagram of FIG. 14B. FIG. 14B shows an energy bandstructure of a portion taken along dashed line Y1-Y2 in FIG. 14A, thatis, the energy band structure of a channel formation region of thetransistor 1400 a and the vicinity thereof.

In FIG. 14B, Ec1404, Ec1431, Ec1432, Ec1433, and Ec1406 indicate theenergy at the bottom of the conduction band of the insulating film 1404,the metal oxide 1431, the metal oxide 1432, the metal oxide 1433, andthe insulating film 1406, respectively.

Here, a difference in energy between the vacuum level and the bottom ofthe conduction band (the difference is also referred to as electronaffinity) corresponds to a value obtained by subtracting an energy gapfrom a difference in energy between the vacuum level and the top of thevalence band (the difference is also referred to as an ionizationpotential). Note that the energy gap can be measured using aspectroscopic ellipsometer. The energy difference between the vacuumlevel and the top of the valence band can be measured using anultraviolet photoelectron spectroscopy (UPS) device.

Since the insulating films 1404 and 1406 are insulators, Ec1406 andEc1404 are closer to the vacuum level (i.e., have a lower electronaffinity) than Ec1431, Ec1432, and Ec1433.

The metal oxide 1432 is a metal oxide having higher electron affinitythan those of the metal oxides 1431 and 1433. For example, as the metaloxide 1432, a metal oxide having an electron affinity higher than thoseof the metal oxides 1431 and 1433 by greater than or equal to 0.07 eVand less than or equal to 1.3 eV, preferably greater than or equal to0.1 eV and less than or equal to 0.7 eV, further preferably greater thanor equal to 0.15 eV and less than or equal to 0.4 eV is used. Note thatthe electron affinity is an energy gap between the vacuum level and thebottom of the conduction band.

An indium gallium oxide has low electron affinity and a highoxygen-blocking property. Therefore, the metal oxide 1433 preferablyincludes an indium gallium oxide. The gallium atomic ratio [Ga/(In+Ga)]is, for example, higher than or equal to 70%, preferably higher than orequal to 80%, further preferably higher than or equal to 90%.

At this time, when gate voltage is applied, a channel is formed in themetal oxide 1432 having the highest electron affinity among the metaloxides 1431 to 1433.

Therefore, electrons move mainly in the metal oxide 1432, not in themetal oxides 1431 and 1433. Hence, the on-state current hardly varieseven when the interface state density, which inhibits electron movement,is high at the interface between the metal oxide 1431 and the insulatingfilm 1404 or at the interface between the metal oxide 1433 and theinsulating film 1406. The metal oxides 1431 and 1433 have a function asan insulating film.

In some cases, there is a mixed region of the metal oxides 1431 and 1432between the metal oxides 1431 and 1432. Furthermore, in some cases,there is a mixed region of the metal oxides 1432 and 1433 between themetal oxides 1432 and 1433. Because the mixed region has a low interfacestate density, a stack of the metal oxides 1431 to 1433 has a bandstructure where energy at each interface and in the vicinity of theinterface is changed continuously (continuous junction).

As described above, the interface between the metal oxides 1431 and 1432or the interface between the metal oxides 1432 and 1433 has a lowinterface state density. Hence, electron movement in the metal oxide1432 is less likely to be inhibited and the on-state current of thetransistor can be increased.

Electron movement in the transistor is inhibited, for example, in thecase where physical unevenness in a channel formation region is large.To increase the on-state current of the transistor, for example, rootmean square (RMS) roughness with a measurement area of 1 μm×1 μm of atop surface or a bottom surface of the metal oxide 1432 (a formationsurface; here, the top surface of the metal oxide 1431) is less than 1nm, preferably less than 0.6 nm, further preferably less than 0.5 nm,still further preferably less than 0.4 nm. The average surface roughness(Ra) with the measurement area of 1 μm×1 μm is less than 1 nm,preferably less than 0.6 nm, further preferably less than 0.5 nm, stillfurther preferably less than 0.4 nm. The maximum difference (P-V) withthe measurement area of 1 μm×1 μm is less than 10 nm, preferably lessthan 9 nm, further preferably less than 8 nm, still further preferablyless than 7 nm. The RMS roughness, Ra, and P-V can be measured with, forexample, a scanning probe microscope SPA-500 manufactured by SII NanoTechnology Inc.

The electron movement is also inhibited in the case where the density ofdefect states is high in the channel formation region. For example, inthe case where the metal oxide 1432 contains oxygen vacancies (Vo),donor levels are formed by entry of hydrogen into sites of oxygenvacancies in some cases. A state in which hydrogen enters sites ofoxygen vacancies is denoted by V_(O)H in the following description insome cases. V_(O)H is a factor of decreasing the on-state current of thetransistor because V_(O)H scatters electrons. Note that sites of oxygenvacancies become more stable by entry of oxygen than by entry ofhydrogen. Thus, by decreasing oxygen vacancies in the metal oxide 1432,the on-state current of the transistor can be increased in some cases.

For example, at a certain depth in the metal oxide 1432 or in a certainregion of the metal oxide 1432, the concentration of hydrogen measuredby secondary ion mass spectrometry (SIMS) is set to be higher than orequal to 1×10¹⁶ atoms/cm³ and lower than or equal to 2×10²⁰ atoms/cm³,preferably higher than or equal to 1×10¹⁶ atoms/cm³ and lower than orequal to 5×10¹⁹ atoms/cm³, further preferably higher than or equal to1×10¹⁶ atoms/cm³ and lower than or equal to 1×10¹⁹ atoms/cm³, still morepreferably higher than or equal to 1×10¹⁶ atoms/cm³ and lower than orequal to 5×10¹⁸ atoms/cm³.

To decrease oxygen vacancies in the metal oxide 1432, for example, thereis a method in which excess oxygen contained in the insulating film 1404is moved to the metal oxide 1432 through the metal oxide 1431. In thatcase, the metal oxide 1431 is preferably a layer having anoxygen-transmitting property (a layer through which oxygen passes or istransmitted).

Note that in the case where the transistor has an s-channel structure, achannel is formed in the entire metal oxide 1432. Therefore, as themetal oxide 1432 has larger thickness, a channel region becomes larger.In other words, the thicker the metal oxide 1432 is, the larger theon-state current of the transistor is.

Moreover, the thickness of the metal oxide 1433 is preferably as smallas possible to increase the on-state current of the transistor. Forexample, the metal oxide 1433 has a region with a thickness of less than10 nm, preferably less than or equal to 5 nm, further preferably lessthan or equal to 3 nm. Meanwhile, the metal oxide 1433 has a function ofblocking entry of elements other than oxygen (such as hydrogen andsilicon) included in the adjacent insulator into the metal oxide 1432where a channel is formed. Thus, the metal oxide 1433 preferably has acertain thickness. For example, the metal oxide 1433 may have a regionwith a thickness of greater than or equal to 0.3 nm, preferably greaterthan or equal to 1 nm, further preferably greater than or equal to 2 nm.The metal oxide 1433 preferably has an oxygen blocking property toinhibit outward diffusion of oxygen released from the insulating film1404 and the like.

To improve reliability, preferably, the thickness of the metal oxide1431 is large and the thickness of the metal oxide 1433 is small. Forexample, the metal oxide 1431 has a region with a thickness of greaterthan or equal to 10 nm, preferably greater than or equal to 20 nm,further preferably greater than or equal to 40 nm, still furtherpreferably greater than or equal to 60 nm. An increase in the thicknessof the metal oxide 1431 can increase the distance from the interfacebetween the adjacent insulator and the metal oxide 1431 to the metaloxide 1432 where a channel is formed. Note that the metal oxide 1431 hasa region with a thickness of, for example, less than or equal to 200 nm,preferably less than or equal to 120 nm, further preferably less than orequal to 80 nm, otherwise the productivity of the semiconductor devicemight be decreased.

For example, a region in which the concentration of silicon is higherthan or equal to 1×10¹⁶ atoms/cm³ and lower than 1×10¹⁹ atoms/cm³ isprovided between the metal oxides 1432 and 1431. The concentration ofsilicon is preferably higher than or equal to 1×10¹⁶ atoms/cm³ and lowerthan 5×10¹⁸ atoms/cm³, further preferably higher than or equal to 1×10¹⁶atoms/cm³ and lower than 2×10¹⁸ atoms/cm³. A region in which theconcentration of silicon is higher than or equal to 1×10¹⁶ atoms/cm³ andlower than 1×10¹⁹ atoms/cm³ is provided between the metal oxides 1432and 1433. The concentration of silicon is preferably higher than orequal to 1×10¹⁶ atoms/cm³ and lower than 5×10¹⁸ atoms/cm³, furtherpreferably higher than or equal to 1×10¹⁶ atoms/cm³ and lower than2×10¹⁸ atoms/cm³. The concentration of silicon can be measured by SIMS.

It is preferable to reduce the concentration of hydrogen in the metaloxides 1431 and 1433 in order to reduce the concentration of hydrogen inthe metal oxide 1432.

The metal oxides 1431 and 1433 each have a region in which theconcentration of hydrogen is higher than or equal to 1×10¹⁶ atoms/cm³and lower than or equal to 2×10²⁰ atoms/cm³. The concentration ofhydrogen is preferably higher than or equal to 1×10¹⁶ atoms/cm³ andlower than or equal to 5×10¹⁹ atoms/cm³, further preferably higher thanor equal to 1×10¹⁶ atoms/cm³ and lower than or equal to 1×10¹⁹atoms/cm³, still further preferably higher than or equal to 1×10¹⁶atoms/cm³ and lower than or equal to 5×10¹⁸ atoms/cm³. The concentrationof hydrogen can be measured by SIMS. It is also preferable to reduce theconcentration of nitrogen in the metal oxides 1431 and 1433 in order toreduce the concentration of nitrogen in the metal oxide 1432. The metaloxides 1431 and 1433 each have a region in which the concentration ofnitrogen is higher than or equal to 1×10¹⁶ atoms/cm³ and lower than5×10¹⁹ atoms/cm³. The concentration of nitrogen is preferably higherthan or equal to 1×10¹⁶ atoms/cm³ and lower than or equal to 5×10¹⁸atoms/cm³, further preferably higher than or equal to 1×10¹⁶ atoms/cm³and lower than or equal to 1×10¹⁸ atoms/cm³, still further preferablyhigher than or equal to 1×10¹⁶ atoms/cm³ and lower than or equal to5×10¹⁷ atoms/cm³. The concentration of nitrogen can be measured by SIMS.

The metal oxides 1431 to 1433 may be formed by a sputtering method, achemical vapor deposition (CVD) method, a molecular beam epitaxy (MBE)method, a pulsed laser deposition (PLD) method, an atomic layerdeposition (ALD) method, or the like.

After the metal oxides 1431 and 1432 are formed, first heat treatment ispreferably performed. The first heat treatment can be performed at atemperature higher than or equal to 250° C. and lower than or equal to650° C., preferably higher than or equal to 450° C. and lower than orequal to 600° C., further preferably higher than or equal to 520° C. andlower than or equal to 570° C. The first heat treatment is performed inan inert gas atmosphere or an atmosphere containing an oxidizing gas at10 ppm or more, 1% or more, or 10% or more. The first heat treatment maybe performed under a reduced pressure. Alternatively, the first heattreatment may be performed in such a manner that heat treatment isperformed in an inert gas atmosphere, and then another heat treatment isperformed in an atmosphere containing an oxidizing gas at 10 ppm ormore, 1% or more, or 10% or more in order to compensate desorbed oxygen.The crystallinity of the metal oxides 1431 and 1432 can be increased bythe first heat treatment. Furthermore, impurities such as hydrogen andwater can be removed by the first heat treatment.

The above three-layer structure is an example. For example, a two-layerstructure without one of the metal oxides 1431 and 1433 may be employed.Alternatively, any one of the metal oxides 1431 to 1433 may be providedover or below the metal oxide 1431 or over or below the metal oxide1433, i.e., a four-layer structure may be employed. Furtheralternatively, an n-layer structure (n is an integer of 5 or more) inwhich any one of the metal oxides 1431 to 1433 is provided at two ormore of the following positions may be employed: over the metal oxide1431, below the metal oxide 1431, over the metal oxide 1433, and belowthe metal oxide 1433.

<<Substrate>>

As the substrate 1450, for example, an insulator substrate, asemiconductor substrate, or a conductor substrate may be used. Examplesof the insulator substrate include a glass substrate, a quartzsubstrate, a sapphire substrate, a stabilized zirconia substrate (e.g.,an yttria-stabilized zirconia substrate), and a resin substrate.Examples of the semiconductor substrate include a semiconductorsubstrate of silicon, germanium, or the like, and a compoundsemiconductor substrate of silicon carbide, silicon germanium, galliumarsenide, indium phosphide, zinc oxide, or gallium oxide. Thesemiconductor substrate may be a silicon on insulator (SOI) substrate inwhich an insulating region is provided in the above semiconductorsubstrate. Examples of the conductor substrate include a graphitesubstrate, a metal substrate, an alloy substrate, and a conductive resinsubstrate. A substrate including a metal nitride, a substrate includinga metal oxide, or the like can also be used. An insulator substrateprovided with a conductor or a semiconductor, a semiconductor substrateprovided with a conductor or an insulator, a conductor substrateprovided with a semiconductor or an insulator, or the like can be used.Alternatively, any of these substrates over which an element is providedmay be used. Examples of the element provided over the substrate includea capacitor, a resistor, a switching element, a light-emitting element,and a memory element.

A flexible substrate may be used as the substrate 1450. As a method forproviding a transistor over a flexible substrate, there is a method inwhich a transistor is formed over a non-flexible substrate, and then thetransistor is separated and transferred to the substrate 1450 which is aflexible substrate. In that case, a separation layer is preferablyprovided between the non-flexible substrate and the transistor. As thesubstrate 1450, a sheet, a film, or foil containing a fiber may be used.The substrate 1450 may have elasticity. The substrate 1450 may have aproperty of returning to its original shape when bending or pulling isstopped. Alternatively, the substrate 1450 may have a property of notreturning to its original shape. The thickness of the substrate 1450 is,for example, greater than or equal to 5 μm and less than or equal to 700μm, preferably greater than or equal to 10 μm and less than or equal to500 μm, further preferably greater than or equal to 15 μm and less thanor equal to 300 μm. When the substrate 1450 has a small thickness, theweight of the semiconductor device can be reduced. When the substrate1450 has a small thickness, even in the case of using glass or the like,the substrate 1450 may have elasticity or a property of returning to itsoriginal shape when bending or pulling is stopped. Therefore, an impactapplied to the semiconductor device over the substrate 1450, which iscaused by dropping or the like, can be reduced. That is, a durablesemiconductor device can be provided.

For the flexible substrate 1450, metal, an alloy, a resin, glass, orfiber thereof can be used, for example. The flexible substrate 1450preferably has a lower coefficient of linear expansion becausedeformation due to an environment is suppressed. The flexible substrate1450 is preferably formed using, for example, a material whosecoefficient of linear expansion is lower than or equal to 1×10⁻³/K,lower than or equal to 5×10⁻⁵/K, or lower than or equal to 1×10⁻⁵/K.Examples of the resin include polyester, polyolefin, polyamide (e.g.,nylon or aramid), polyimide, polycarbonate, acrylic, andpolytetrafluoroethylene (PTFE). In particular, aramid is preferably usedas the material of the flexible substrate 1450 because of its lowcoefficient of linear expansion.

<<Base Insulating Film>>

The insulating film 1401 has a function of electrically isolating thesubstrate 1450 from the conductive film 1414.

The insulating film 1401 or 1402 is formed using an insulating filmhaving a single-layer structure or a layered structure. Examples of thematerial of an insulating film include aluminum oxide, magnesium oxide,silicon oxide, silicon oxynitride, silicon nitride oxide, siliconnitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide,lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.

The insulating film 1402 may be formed using silicon oxide with highstep coverage which is formed by reacting tetraethyl orthosilicate(TEOS), silane, or the like with oxygen, nitrous oxide, or the like.

After the insulating film 1402 is formed, the insulating film 1402 maybe subjected to planarization treatment using a CMP method or the liketo improve the planarity of the top surface thereof.

The insulating film 1404 preferably contains an oxide. In particular,the insulating film 1404 preferably contains an oxide material fromwhich part of oxygen is released by heating. The insulating film 1404preferably contains an oxide containing oxygen more than that in thestoichiometric composition. Part of oxygen is released by heating froman oxide film containing oxygen more than that in the stoichiometriccomposition. Oxygen released from the insulating film 1404 is suppliedto the metal oxide 1430, so that oxygen vacancies in the metal oxide1430 can be reduced. Consequently, changes in the electricalcharacteristics of the transistor can be reduced and the reliability ofthe transistor can be improved.

The oxide film containing oxygen more than that in the stoichiometriccomposition is an oxide film of which the amount of released oxygenconverted into oxygen atoms is greater than or equal to 1.0×10¹⁸atoms/cm³, preferably greater than or equal to 3.0×10²⁰ atoms/cm³ inthermal desorption spectroscopy (TDS) analysis. Note that thetemperature of the film surface in the TDS analysis is preferably higherthan or equal to 100° C. and lower than or equal to 700° C., or higherthan or equal to 100° C. and lower than or equal to 500° C.

The insulating film 1404 preferably contains an oxide that can supplyoxygen to the metal oxide 1430. For example, a material containingsilicon oxide or silicon oxynitride is preferably used.

Alternatively, a metal oxide such as aluminum oxide, aluminumoxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttriumoxynitride, hafnium oxide, or hafnium oxynitride may be used for theinsulating film 1404.

To make the insulating film 1404 contain excess oxygen, the insulatingfilm 1404 is formed in an oxygen atmosphere, for example. Alternatively,a region containing excess oxygen may be formed by introducing oxygeninto the insulating film 1404 that has been formed. Both the methods maybe combined.

For example, oxygen (at least including any of oxygen radicals, oxygenatoms, and oxygen ions) may be introduced into the insulating film 1404that has been formed, so that a region containing excess oxygen isformed. Oxygen can be introduced by, for example, an ion implantationmethod, an ion doping method, a plasma immersion ion implantationmethod, plasma treatment, or the like.

A gas containing oxygen can be used in an oxygen introducing method.Examples of the gas containing oxygen include oxygen, nitrous oxide,nitrogen dioxide, carbon dioxide, and carbon monoxide. Furthermore, arare gas may be included in the gas containing oxygen for the oxygenintroducing treatment. Moreover, hydrogen or the like may be included.For example, a mixed gas of carbon dioxide, hydrogen, and argon may beused.

After the insulating film 1404 is formed, the insulating film 1404 maybe subjected to planarization treatment using a CMP method or the liketo improve the planarity of the top surface thereof.

The insulating film 1403 has a passivation function of preventing oxygencontained in the insulating film 1404 from decreasing by bonding tometal contained in the conductive film 1414.

The insulating film 1403 has a function of blocking oxygen, hydrogen,water, alkali metal, alkaline earth metal, and the like. Providing theinsulating film 1403 can prevent outward diffusion of oxygen from themetal oxide 1430 and entry of hydrogen, water, or the like into themetal oxide 1430 from the outside.

The insulating film 1403 can be, for example, a nitride insulating film.The nitride insulating film is formed using silicon nitride, siliconnitride oxide, aluminum nitride, aluminum nitride oxide, or the like.Note that instead of the nitride insulating film, an oxide insulatingfilm having a blocking effect against oxygen, hydrogen, water, and thelike may be provided. Examples of the oxide insulating film include analuminum oxide film, an aluminum oxynitride film, a gallium oxide film,a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitridefilm, a hafnium oxide film, and a hafnium oxynitride film.

The threshold voltage of the transistor 1400 a can be controlled byinjecting electrons into a charge trap layer. The charge trap layer ispreferably provided in the insulating film 1402 or the insulating film1403. For example, when the insulating film 1403 is formed using hafniumoxide, aluminum oxide, tantalum oxide, aluminum silicate, or the like,the insulating film 1403 can function as a charge trap layer.

<<Gate Electrode>>

The conductive films 1411 to 1414 each preferably have a single-layerstructure or a layered structure of a conductive film containing alow-resistance material selected from copper (Cu), tungsten (W),molybdenum (Mo), gold (Au), aluminum (Al), manganese (Mn), titanium(Ti), tantalum (Ta), nickel (Ni), chromium (Cr), lead (Pb), tin (Sn),iron (Fe), cobalt (Co), ruthenium (Ru), platinum (Pt), iridium (Ir), andstrontium (Sr), an alloy of such a low-resistance material, or acompound containing such a material as its main component. It isparticularly preferable to use a high-melting-point material which hasboth heat resistance and conductivity, such as tungsten or molybdenum.In addition, the conductive film is preferably formed using alow-resistance conductive material such as aluminum or copper. Theconductive film is more preferably formed using a Cu—Mn alloy, in whichcase manganese oxide formed at the interface with an insulatorcontaining oxygen has a function of preventing Cu diffusion.

<<Source Electrode and Drain Electrode>>

The conductive films 1421 to 1424 each preferably have a single-layerstructure or a layered structure of a conductive film containing alow-resistance material selected from copper (Cu), tungsten (W),molybdenum (Mo), gold (Au), aluminum (Al), manganese (Mn), titanium(Ti), tantalum (Ta), nickel (Ni), chromium (Cr), lead (Pb), tin (Sn),iron (Fe), cobalt (Co), ruthenium (Ru), platinum (Pt), iridium (Ir), andstrontium (Sr), an alloy of such a low-resistance material, or acompound containing such a material as its main component. It isparticularly preferable to use a high-melting-point material which hasboth heat resistance and conductivity, such as tungsten or molybdenum.In addition, the conductive film is preferably formed using alow-resistance conductive material such as aluminum or copper. Theconductive film is more preferably formed using a Cu—Mn alloy, in whichcase manganese oxide formed at the interface with an insulatorcontaining oxygen has a function of preventing Cu diffusion.

The conductive films 1421 to 1424 are preferably formed using aconductive oxide including noble metal, such as iridium oxide, rutheniumoxide, or strontium ruthenate. Such a conductive oxide hardly takesoxygen from an oxide semiconductor even when it is in contact with theoxide semiconductor and hardly generates oxygen vacancies in the oxidesemiconductor.

<<Low-Resistance Region>>

The regions 1441 and 1442 are formed when, for example, the conductivefilms 1421 and 1423 take oxygen from the metal oxides 1431 and 1432.Oxygen is more likely to be extracted at higher temperatures. Oxygenvacancies are formed in the regions 1441 and 1442 through severalheating steps in the manufacturing process of the transistor. Inaddition, hydrogen enters sites of the oxygen vacancies by heating,increasing the carrier concentration in the regions 1441 and 1442. As aresult, the resistance of the regions 1441 and 1442 is reduced.

<<Gate Insulating Film>>

The insulating film 1406 preferably contains an insulator with a highrelative dielectric constant. For example, the insulating film 1406preferably contains gallium oxide, hafnium oxide, an oxide containingaluminum and hafnium, oxynitride containing aluminum and hafnium, anoxide containing silicon and hafnium, or oxynitride containing siliconand hafnium.

The insulating film 1406 preferably has a layered structure containingsilicon oxide or silicon oxynitride and an insulator with a highrelative dielectric constant. Because silicon oxide and siliconoxynitride have thermal stability, combination of silicon oxide orsilicon oxynitride with an insulator with a high relative dielectricconstant allows the layered structure to be thermally stable and have ahigh relative dielectric constant. For example, when aluminum oxide,gallium oxide, or hafnium oxide is closer to the metal oxide 1433, entryof silicon from silicon oxide or silicon oxynitride into the metal oxide1432 can be suppressed.

When silicon oxide or silicon oxynitride is closer to the metal oxide1433, for example, trap centers might be formed at the interface betweenaluminum oxide, gallium oxide, or hafnium oxide and silicon oxide orsilicon oxynitride. The trap centers can shift the threshold voltage ofthe transistor in the positive direction by trapping electrons in somecases.

<<Interlayer Insulating Film and Protective Insulating Film>>

The insulating film 1405 preferably contains an insulator with a lowrelative dielectric constant. For example, the insulating film 1405preferably contains silicon oxide, silicon oxynitride, silicon nitrideoxide, silicon nitride, or a resin. Alternatively, the insulating film1405 preferably has a layered structure containing silicon oxide orsilicon oxynitride and a resin. Because silicon oxide and siliconoxynitride have thermal stability, combination of silicon oxide orsilicon oxynitride with a resin allows the layered structure to bethermally stable and have a low relative dielectric constant. Examplesof the resin include polyester, polyolefin, polyamide (e.g., nylon oraramid), polyimide, polycarbonate, and acrylic.

The insulating film 1407 has a function of blocking oxygen, hydrogen,water, alkali metal, alkaline earth metal, and the like. Providing theinsulating film 1407 can prevent outward diffusion of oxygen from themetal oxide 1430 and entry of hydrogen, water, or the like into themetal oxide 1430 from the outside.

The insulating film 1407 can be, for example, a nitride insulating film.The nitride insulating film is formed using silicon nitride, siliconnitride oxide, aluminum nitride, aluminum nitride oxide, or the like.Note that instead of the nitride insulating film, an oxide insulatingfilm having a blocking effect against oxygen, hydrogen, water, and thelike may be provided. Examples of the oxide insulating film include analuminum oxide film, an aluminum oxynitride film, a gallium oxide film,a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitridefilm, a hafnium oxide film, and a hafnium oxynitride film.

An aluminum oxide film is preferably used as the insulating film 1407because it is highly effective in preventing transmission of both oxygenand impurities such as hydrogen and moisture.

When the insulating film 1407 is formed by a method using plasmacontaining oxygen, e.g., by a sputtering method or a CVD method, oxygencan be added to side and top surfaces of the insulating films 1405 and1406. It is preferable to perform second heat treatment at any timeafter the formation of the insulating film 1407. Through the second heattreatment, oxygen added to the insulating films 1405 and 1406 isdiffused in the insulating films to reach the metal oxide 1430, wherebyoxygen vacancies in the metal oxide 1430 can be reduced.

In schematic views of FIGS. 15A and 15B, oxygen added to the insulatingfilms 1405 and 1406 in the formation of the insulating film 1407 isdiffused in the insulating films through the second heat treatment andreaches the metal oxide 1430. In FIG. 15A, oxygen diffused in thecross-sectional view of FIG. 13B is indicated by arrows. In FIG. 15B,oxygen diffused in the cross-sectional view of FIG. 13C is indicated byarrows.

As shown in FIGS. 15A and 15B, oxygen added to the side surface of theinsulating film 1406 is diffused in the insulating film 1406 and reachesthe metal oxide 1430. In addition, a region 1461, a region 1462, and aregion 1463 each containing excess oxygen are sometimes formed in thevicinity of the interface between the insulating films 1407 and 1405.Oxygen contained in the regions 1461 to 1463 reaches the metal oxide1430 through the insulating films 1405 and 1404. In the case where theinsulating film 1405 includes silicon oxide and the insulating film 1407includes aluminum oxide, a mixed layer of silicon, aluminum, and oxygenis formed in the regions 1461 to 1463 in some cases.

The insulating film 1407 has a function of blocking oxygen and preventsoxygen from being diffused over the insulating film 1407. The insulatingfilm 1403 also has a function of blocking oxygen and prevents oxygenfrom being diffused under the insulating film 1403.

Note that the second heat treatment may be performed at a temperaturethat allows oxygen added to the insulating films 1405 and 1406 to bediffused to the metal oxide 1430. For example, the description of thefirst heat treatment may be referred to for the second heat treatment.Alternatively, the temperature of the second heat treatment ispreferably lower than that of the first heat treatment. The second heattreatment is preferably performed at a temperature lower than that ofthe first heat treatment by higher than or equal to 20° C. and lowerthan or equal to 150° C., preferably higher than or equal to 40° C. andlower than or equal to 100° C. Accordingly, superfluous release ofoxygen from the insulating film 1404 can be inhibited. Note that thesecond heat treatment is not necessarily performed when heating duringformation of the films can work as heat treatment comparable to thesecond heat treatment.

As described above, oxygen can be supplied to the metal oxide 1430 fromabove and below through the formation of the insulating film 1407 andthe second heat treatment.

Alternatively, oxygen can be added to the insulating films 1405 and 1406by forming a film containing indium oxide, e.g., an In-M-Zn oxide, asthe insulating film 1407.

The insulating film 1408 can be formed using an insulator including oneor more kinds of materials selected from aluminum oxide, aluminumnitride oxide, magnesium oxide, silicon oxide, silicon oxynitride,silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide,yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide,hafnium oxide, and tantalum oxide. Alternatively, for the insulatingfilm 1408, a resin such as a polyimide resin, a polyamide resin, anacrylic resin, a siloxane resin, an epoxy resin, or a phenol resin canbe used. The insulating film 1408 may be a stack including any of theabove materials.

Structure Example 2 of Transistor

The conductive film 1414 and the insulating films 1402 and 1403 can beomitted in the transistor 1400 a illustrated in FIGS. 13A to 13C. Anexample of such a structure is illustrated in FIGS. 16A to 16C.

FIGS. 16A to 16C are a top view and cross-sectional views of atransistor 1400 b. FIG. 16A is a top view. FIG. 16B is a cross-sectionalview taken along dashed-dotted line A1-A2 in FIG. 16A, and FIG. 16C is across-sectional view taken along dashed-dotted line A3-A4 in FIG. 16A.Note that for simplification of the drawing, some components are notillustrated in the top view in FIG. 16A. Note that the dashed-dottedline A1-A2 and the dashed-dotted line A3-A4 are sometimes referred to asa channel length direction of the transistor 1400 b and a channel widthdirection of the transistor 1400 b, respectively.

Structure Example 3 of Transistor

In the transistor 1400 a illustrated in FIGS. 13A to 13C, parts of theconductive films 1421 and 1423 that overlap with the gate electrode (theconductive films 1411 to 1413) can be reduced in thickness. An exampleof such a structure is illustrated in FIGS. 17A to 17C.

FIGS. 17A to 17C are a top view and cross-sectional views of atransistor 1400 c. FIG. 17A is a top view. FIG. 17B is a cross-sectionalview taken along dashed-dotted line A1-A2 in FIG. 17A, and FIG. 17C is across-sectional view taken along dashed-dotted line A3-A4 in FIG. 17A.Note that for simplification of the drawing, some components in FIG. 17Aare not illustrated. Note that the dashed-dotted line A1-A2 and thedashed-dotted line A3-A4 are sometimes referred to as a channel lengthdirection of the transistor 1400 c and a channel width direction of thetransistor 1400 c, respectively.

In the transistor 1400 c illustrated in FIG. 17B, part of the conductivefilm 1421 that overlaps with the gate electrode is reduced in thickness,and the conductive film 1422 covers the conductive film 1421. Part ofthe conductive film 1423 that overlaps with the gate electrode is alsoreduced in thickness, and the conductive film 1424 covers the conductivefilm 1423.

The transistor 1400 c, which has the structure illustrated in FIG. 17B,can have an increased distance between the gate and source electrodes orbetween the gate and drain electrodes. This results in a reduction inthe parasitic capacitance formed between the gate electrode and thesource and drain electrodes. As a result, a transistor capable ofhigh-speed operation can be obtained.

Structure Example 4 of Transistor

In the transistor 1400 c illustrated in FIGS. 17A to 17C, the width ofthe metal oxides 1431 and 1432 can be increased in the A3-A4 direction.An example of such a structure is illustrated in FIGS. 18A to 18C.

FIGS. 18A to 18C are a top view and cross-sectional views of atransistor 1400 d. FIG. 18A is a top view. FIG. 18B is a cross-sectionalview taken along dashed-dotted line A1-A2 in FIG. 18A, and FIG. 18C is across-sectional view taken along dashed-dotted line A3-A4 in FIG. 18A.Note that for simplification of the drawing, some components in the topview in FIG. 18A are not illustrated. Note that the dashed-dotted lineA1-A2 and the dashed-dotted line A3-A4 are sometimes referred to as achannel length direction of the transistor 1400 d and a channel widthdirection of the transistor 1400 d, respectively.

The transistor 1400 d, which has the structure illustrated in FIGS. 18Ato 18C, can have an increased on-state current.

Structure Example 5 of Transistor

In the transistor 1400 c illustrated in FIGS. 17A to 17C, a plurality ofregions (hereinafter referred to as fins) consisting of the metal oxides1431 and 1432 may be provided in the A3-A4 direction. An example of sucha structure is illustrated in FIGS. 19A to 19C.

FIGS. 19A to 19C are a top view and cross-sectional views of atransistor 1400 e. FIG. 19A is a top view. FIG. 19B is a cross-sectionalview taken along dashed-dotted line A1-A2 in FIG. 19A, and FIG. 19C is across-sectional view taken along dashed-dotted line A3-A4 in FIG. 19A.Note that for simplification of the drawing, some components in the topview in FIG. 19A are not illustrated. Note that the dashed-dotted lineA1-A2 and the dashed-dotted line A3-A4 are sometimes referred to as achannel length direction of the transistor 1400 e and a channel widthdirection of the transistor 1400 e, respectively.

The transistor 1400 e includes a first fin consisting of metal oxides1431 a and 1432 a, a second fin consisting of metal oxides 1431 b and1432 b, and a third fin consisting of metal oxides 1431 c and 1432 c.

In the transistor 1400 e, the metal oxides 1432 a to 1432 c where achannel is formed are surrounded by the gate electrode. Hence, a gateelectric field can be applied to the entire channel, so that atransistor with a high on-state current can be obtained.

Structure Example 6 of Transistor

FIGS. 20A to 20D are a top view and cross-sectional views of atransistor 1400 f FIG. 20A is a top view of the transistor 1400 f. FIG.20B is a cross-sectional view taken along dashed-dotted line A1-A2 inFIG. 20A and FIG. 20C is a cross-sectional view taken alongdashed-dotted line A3-A4 in FIG. 20A. Note that the dashed-dotted lineA1-A2 and the dashed-dotted line A3-A4 are sometimes referred to as achannel length direction and a channel width direction, respectively.The transistor 1400 f has the s-channel structure like the transistor1400 a and the like. In the transistor 1400 f, an insulating film 1409is provided in contact with the side surface of the conductive film 1412used as a gate electrode. The insulating film 1407 and the insulatingfilm 1409 are covered with the insulating film 1408. The insulating film1409 serves as a sidewall insulating film of the transistor 1400 f As inthe transistor 1400 a, the gate electrode may be a stack of theconductive films 1411 to 1413.

The insulating film 1406 and the conductive film 1412 overlap with theconductive film 1414 and the metal oxide 1432 at least partly. The sideedge of the conductive film 1412 in the channel length direction ispreferably approximately aligned with the side edge of the insulatingfilm 1406 in the channel length direction. Here, the insulating film1406 serves as a gate insulating film of the transistor 1400 f, and theconductive film 1412 serves as a gate electrode of the transistor 1400f.

The metal oxide 1432 has a region that overlaps with the conductive film1412 with the metal oxide 1433 and the insulating film 1406 positionedtherebetween. Preferably, the outer edge of the metal oxide 1431 isapproximately aligned with the outer edge of the metal oxide 1432, andthe outer edge of the metal oxide 1433 is outside of the outer edges ofthe metal oxides 1431 and 1432. However, the shape of the transistor inthis embodiment is not limited to that where the outer edge of the metaloxide 1433 is outside of the outer edge of the metal oxide 1431. Forexample, the outer edge of the metal oxide 1431 may be outside of theouter edge of the metal oxide 1433, or the side edge of the metal oxide1431 may be approximately aligned with the side edge of the metal oxide1433.

FIG. 20D is an enlarged view of part of FIG. 20B. As shown in FIG. 20D,regions 1461 a to 1461 e are formed in the metal oxide 1430. The regions1461 b to 1461 e have a higher concentration of dopant and thereforehave a lower resistance than the region 1461 a. Furthermore, the regions1461 b and 1461 c have a higher concentration of hydrogen and thereforehave a much lower resistance than the regions 1461 d and 1461 e. Theconcentration of a dopant in the region 1461 a is, for example, lessthan or equal to 5%, less than or equal to 2%, or less than or equal to1% of the maximum concentration of a dopant in the region 1461 b or 1461c. Note that the dopant may be rephrased as a donor, an acceptor, animpurity, or an element.

As shown in FIG. 20D, in the metal oxide 1430, the region 1461 asubstantially overlaps with the conductive film 1412, and the regions1461 b to 1461 e are the regions other than the region 1461 a. In theregions 1461 b and 1461 c, the top surface of the metal oxide 1433 is incontact with the insulating film 1407. In the regions 1461 d and 1461 e,the top surface of the metal oxide 1433 is in contact with theinsulating film 1409 or 1406. That is, as shown in FIG. 20D, the borderbetween the regions 1461 b and 1461 d overlaps with the border betweenthe side edges of the insulating films 1407 and 1409. The same appliesto the border between the regions 1461 c and 1461 e. Here, part of theregions 1461 d and 1461 e preferably overlaps with part of a region (achannel formation region) where the metal oxide 1432 and the conductivefilm 1412 overlap with each other. For example, preferably, the sideedges of the regions 1461 d and 1461 e in the channel length directionare inside of the conductive film 1412 and the distance between the sideedge of the conductive film 1412 and each of the side edges of theregions 1461 d and 1461 e is d. In that case, the thickness t₄₀₆ of theinsulating film 1406 and the distance d preferably satisfy0.25t₄₀₆<d<t₄₀₆.

In the above manner, the regions 1461 d and 1461 e are formed in part ofthe region where the metal oxide 1430 and the conductive film 1412overlap with each other. Accordingly, the channel formation region ofthe transistor 1400 f is in contact with the low-resistance regions 1461d and 1461 e and a high-resistance offset region is not formed betweenthe region 1461 a and each of the regions 1461 d and 1461 e, so that theon-state current of the transistor 1400 f can be increased. Furthermore,since the side edges of the regions 1461 d and 1461 e in the channellength direction are formed so as to satisfy the above range, theregions 1461 d and 1461 e can be prevented from being formed too deeplyin the channel formation region and always conducted.

The regions 1461 b to 1461 e are formed by ion doping treatment such asan ion implantation method. Therefore, as illustrated in FIG. 20D, insome cases, the boundary between the regions 1461 d and 1461 a aroundthe lower surface of the metal oxide 1431 is formed closer to the A1side of the dashed-dotted line A1-A2 than the boundary between theregions 1461 d and 1461 a around the upper surface of the metal oxide1433 is; in other words, the boundary is formed closer to the A1 side inthe deeper region. The distance d in that case is the distance betweenthe boundary between the regions 1461 d and 1461 a which is closest tothe inner part of the conductive film 1412 in the direction of thedashed-dotted line A1-A2 and the side edge of the conductive film 1412at A1 side in the direction of the dashed-dotted line A1-A2. Similarly,the boundary between the regions 1461 e and 1461 a around the lowersurface of the metal oxide 1431 is formed closer to the A2 side of thedashed-dotted line A1-A2 than the boundary between the regions 1461 eand 1461 a around the upper surface of the metal oxide 1433 is; in otherwords, the boundary is formed closer to the A2 side in the deeperregion. The distance d in that case is the distance between the boundarybetween the regions 1461 e and 1461 a which is closest to the inner partof the conductive film 1412 in the direction of the dashed-dotted lineA1-A2 and the side edge of the conductive film 1412 at A2 side in thedirection of the dashed-dotted line A1-A2.

In some cases, for example, the regions 1461 d and 1461 e in the metaloxide 1431 do not overlap with the conductive film 1412. In that case,at least part of the regions 1461 d and 1461 e in the metal oxide 1431or 1432 is preferably formed in a region overlapping with the conductivefilm 1412.

In addition, low-resistance regions 1451 and 1452 are preferably formedin the metal oxide 1431, the metal oxide 1432, and the metal oxide 1433in the vicinity of the interface with the insulating film 1407. Thelow-resistance regions 1451 and 1452 contain at least one of elementsincluded in the insulating film 1407. Preferably, part of thelow-resistance regions 1451 and 1452 is substantially in contact with oroverlaps partly with the region (the channel formation region) where themetal oxide 1432 and the conductive film 1412 overlap with each other.

Since a large part of the metal oxide 1433 is in contact with theinsulating film 1407, the low-resistance regions 1451 and 1452 arelikely to be formed in the metal oxide 1433. The low-resistance regions1451 and 1452 in the metal oxide 1433 contain a higher concentration ofelements included in the insulating film 1407 than the other regions ofthe metal oxide 1433 (e.g., the region of the metal oxide 1433 thatoverlaps with the conductive film 1412).

The low-resistance regions 1451 and 1452 are formed in the regions 1461b and 1461 c, respectively. Ideally, the metal oxide 1430 has astructure in which the concentration of added elements is the highest inthe low-resistance regions 1451 and 1452, the second highest in theregions 1461 b to 1461 e other than the low-resistance regions 1451 and1452, and the lowest in the region 1461 a. The added elements refer to adopant for forming the regions 1461 b and 1461 c and an element addedfrom the insulating film 1407 to the low-resistance regions 1451 and1452.

Although the low-resistance regions 1451 and 1452 are formed in thetransistor 1400 f, the semiconductor device shown in this embodiment isnot limited to this structure. For example, the low-resistance regions1451 and 1452 are not necessarily formed in the case where the regions1461 b and 1461 c have a sufficiently low resistance.

Structure Example 7 of Transistor

FIGS. 21A and 21B are a top view and a cross-sectional view of atransistor 1680. FIG. 21A is a top view, and FIG. 21B is across-sectional view taken along dashed-dotted line A-B in FIG. 21A.Note that for simplification of the drawing, some components areincreased or reduced in size, or omitted in FIGS. 21A and 21B. Note thatthe dashed-dotted line A-B is sometimes referred to as a channel lengthdirection.

The transistor 1680 shown in FIG. 21B includes a conductive film 1689serving as a first gate, a conductive film 1688 serving as a secondgate, a semiconductor 1682, a conductive film 1683 and a conductive film1684 serving as a source and a drain, an insulating film 1681, aninsulating film 1685, an insulating film 1686, and an insulating film1687.

The conductive film 1689 is on an insulating surface. The conductivefilm 1689 overlaps with the semiconductor 1682 with the insulating film1681 provided therebetween. The conductive film 1688 overlaps with thesemiconductor 1682 with the insulating films 1685, 1686, and 1687provided therebetween. The conductive films 1683 and 1684 are connectedto the semiconductor 1682.

The description of the conductive films 1411 to 1414 in FIGS. 13A to 13Ccan be referred to for the details of the conductive films 1689 and1688.

The conductive films 1689 and 1688 may be supplied with differentpotentials, or may be supplied with the same potential at the same time.The conductive film 1688 serving as a second gate electrode in thetransistor 1680 leads to stabilization of threshold voltage. Note thatthe conductive film 1688 is not necessarily provided.

The description of the metal oxide 1432 in FIGS. 13A to 13C can bereferred to for the details of the semiconductor 1682. The semiconductor1682 may be a single layer or a stack including a plurality ofsemiconductor layers.

The description of the conductive films 1421 to 1424 in FIGS. 13A to 13Ccan be referred to for the details of the conductive films 1683 and1684.

The description of the insulating film 1406 in FIGS. 13A to 13C can bereferred to for the details of the insulating film 1681.

The insulating films 1685 to 1687 are sequentially stacked over thesemiconductor 1682 and the conductive films 1683 and 1684 in FIG. 21B;however, an insulating film provided over the semiconductor 1682 and theconductive films 1683 and 1684 may be a single layer or a stackincluding a plurality of insulating films.

In the case of using an oxide semiconductor as the semiconductor 1682,the insulating film 1686 preferably contains oxygen at a proportionhigher than or equal to that in the stoichiometric composition and has afunction of supplying part of oxygen to the semiconductor 1682 byheating. Note that in the case where the provision of the insulatingfilm 1686 directly on the semiconductor 1682 causes damage to thesemiconductor 1682 at the time of formation of the insulating film 1686,the insulating film 1685 is preferably provided between thesemiconductor 1682 and the insulating film 1686, as shown in FIG. 21B.The insulating film 1685 preferably allows oxygen to pass therethrough,and causes little damage to the semiconductor 1682 when the insulatingfilm 1685 is formed compared with the case of the insulating film 1686.If the insulating film 1686 can be formed directly on the semiconductor1682 while damage to the semiconductor 1682 is reduced, the insulatingfilm 1685 is not necessarily provided.

For the insulating films 1685 and 1686, a material containing siliconoxide or silicon oxynitride is preferably used, for example.Alternatively, a metal oxide such as aluminum oxide, aluminumoxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttriumoxynitride, hafnium oxide, or hafnium oxynitride can be used.

The insulating film 1687 preferably has an effect of blocking diffusionof oxygen, hydrogen, and water. Alternatively, the insulating film 1687preferably has an effect of blocking diffusion of hydrogen and water.

As an insulating film has higher density and becomes denser or has afewer dangling bonds and becomes more chemically stable, the insulatingfilm has a more excellent blocking effect. An insulating film that hasan effect of blocking diffusion of oxygen, hydrogen, and water can beformed using, for example, aluminum oxide, aluminum oxynitride, galliumoxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafniumoxide, or hafnium oxynitride. An insulating film that has an effect ofblocking diffusion of hydrogen and water can be formed using, forexample, silicon nitride or silicon nitride oxide.

In the case where the insulating film 1687 has an effect of blockingdiffusion of water, hydrogen, and the like, impurities such as water andhydrogen that exist in a resin in a panel or exist outside the panel canbe prevented from entering the semiconductor 1682. In the case where anoxide semiconductor is used as the semiconductor 1682, part of water orhydrogen that enters the oxide semiconductor serves as an electron donor(donor). Thus, the use of the insulating film 1687 having the blockingeffect can prevent a shift in the threshold voltage of the transistor1680 due to generation of donors.

In addition, in the case where an oxide semiconductor is used as thesemiconductor 1682, the insulating film 1687 has an effect of blockingdiffusion of oxygen, so that diffusion of oxygen from the oxidesemiconductor to the outside can be prevented. Accordingly, oxygenvacancies in the oxide semiconductor that serve as donors are reduced,so that a shift in the threshold voltage of the transistor 1680 due togeneration of donors can be prevented.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 5

In this embodiment, structure examples of a device in which thestructure example of the transistor described in Embodiment 4 is usedfor the memory cell MC and the memory cells MC[1] to MC[m] (hereinaftercollectively referred to as a memory cell MC) described in Embodiment 1or 2 are described with reference to FIGS. 22A and 22B, FIGS. 23A and23B, FIGS. 24A and 24B, FIGS. 25A and 25B, FIGS. 26A and 26B, and FIGS.27A and 27B.

Structure Example 1 of Stacked Elements

FIGS. 22A and 22B each illustrate part of a cross-sectional view of thememory cell MC. FIG. 22A is a cross-sectional view of transistorsincluded in the memory cell MC in a channel length direction. FIG. 22Bis a cross-sectional view of transistors included in the memory cell MCin a channel width direction.

The memory cell MC illustrated in FIGS. 22A and 22B includes layers L0,L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, and L12 in the order fromthe bottom.

The layer L1 includes a substrate 1700, a transistor TrA formed usingthe substrate 1700, an element isolation layer 1701, and a plurality ofconductors such as a conductor 1710 and a conductor 1711.

The layer L2 includes a plurality of wirings such as a wiring 1730 and awiring 1731.

The layer L3 includes a plurality of conductors such as a conductor 1712and a conductor 1713 and a plurality of wirings (not illustrated).

The layer L4 includes an insulator 1706, a transistor TrB, an insulator1702, an insulator 1703, and a plurality of conductors such as aconductor 1714 and a conductor 1715.

The layer L5 includes a plurality of wirings such as a wiring 1732 and awiring 1733.

The layer L6 includes a plurality of conductors such as a conductor1716.

The layer L7 includes a transistor TrC, an insulator 1704, an insulator1705, and a plurality of conductors such as a conductor 1717.

The layer L8 includes a plurality of wirings such as a wiring 1734 and awiring 1735.

The layer L9 includes a plurality of conductors such as a conductor 1718and a plurality of wirings (not illustrated).

The layer L10 includes a plurality of wirings such as a wiring 1736.

The layer L11 includes a capacitor C1 and a plurality of conductors suchas a conductor 1719. The capacitor C1 includes a first electrode 1751, asecond electrode 1752, and an insulating film 1753.

The layer L12 includes a plurality of wirings such as a wiring 1737.

The OS transistor described in Embodiment 4 is preferably used as thetransistors TrB and TrC. In FIGS. 22A and 22B, the transistor 1400 c inFIGS. 17A to 17C is used as the transistors TrB and TrC.

The transistor TrA is preferably formed using a semiconductor materialdifferent from that for the transistors TrB and TrC. In FIGS. 22A and22B, a Si transistor is used as the transistor TrA.

Note that in FIGS. 22A and 22B, the transistors TrB and TrC include theconductive film 1414 as a back gate electrode; however, the conductivefilm 1414 is not necessarily provided.

As the substrate 1700, a single crystal semiconductor substrate or apolycrystalline semiconductor substrate of silicon or silicon carbide, acompound semiconductor substrate of silicon germanium, an SOI substrate,or the like can be used.

For example, a glass substrate, a quartz substrate, a plastic substrate,a metal substrate, a flexible substrate, an attachment film, paperincluding a fibrous material, a base film, or the like may be used asthe substrate 1700. Alternatively, a semiconductor element may be formedusing one substrate, and then transferred to another substrate. In FIGS.22A and 22B, as an example, a single crystal silicon wafer is used asthe substrate 1700.

The transistor TrA is described in detail with reference to FIGS. 24Aand 24B. FIG. 24A is a cross-sectional view of the transistor TrA in thechannel length direction, and FIG. 24B is a cross-sectional view of thetransistor TrA in the channel width direction. The transistor TrAincludes a channel formation region 1793 formed in a well 1792, lowconcentration impurity regions 1794 and high concentration impurityregions 1795 (also collectively referred to as an impurity regionsimply), conductive regions 1796 provided in contact with the highconcentration impurity regions 1795, a gate insulating film 1797provided over the channel formation region 1793, a gate electrode 1790provided over the gate insulating film 1797, and sidewall insulatinglayers 1798 and 1799 provided on side surfaces of the gate electrode1790. Note that the conductive regions 1796 can be formed using metalsilicide or the like. The conductive regions 1796 may be provided incontact with the low concentration impurity regions 1794.

In the transistor TrA in FIG. 24B, the channel formation region 1793 hasa projecting portion, and the gate insulating film 1797 and the gateelectrode 1790 are provided along side and top surfaces of the channelformation region 1793. The transistor with such a shape is referred toas a FIN-type transistor. Although the projecting portion is formed byprocessing part of the semiconductor substrate in this embodiment, asemiconductor layer with a projecting portion may be formed byprocessing an SOI substrate.

Note that the transistor TrA is not limited to the FIN-type transistor,and may be a planar-type transistor illustrated in FIGS. 25A and 25B.FIG. 25A is a cross-sectional view of the transistor TrA in the channellength direction, and FIG. 25B is a cross-sectional view of thetransistor TrA in the channel width direction. The reference numerals inFIGS. 25A and 25B are the same as those in FIGS. 24A and 24B.

In FIGS. 22A and 22B, the insulators 1702 to 1706 preferably have ablocking effect against hydrogen, water, and the like. Water, hydrogen,and the like are factors that generate carriers in an oxidesemiconductor; thus, such a blocking layer against hydrogen, water, andthe like can improve the reliability of the transistors TrB and TrC.Examples of the insulator having a blocking effect against hydrogen,water, and the like include aluminum oxide, aluminum oxynitride, galliumoxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafniumoxide, hafnium oxynitride, and yttria-stabilized zirconia (YSZ).

The wirings 1730 to 1737 and the conductors 1710 to 1719 each preferablyhave a single-layer structure or a layered structure of a conductivefilm containing a low-resistance material selected from copper (Cu),tungsten (W), molybdenum (Mo), gold (Au), aluminum (Al), manganese (Mn),titanium (Ti), tantalum (Ta), nickel (Ni), chromium (Cr), lead (Pb), tin(Sn), iron (Fe), or cobalt (Co), an alloy of such a low-resistancematerial, or a compound containing such a material as its maincomponent. It is particularly preferable to use a high-melting-pointmaterial that has both heat resistance and conductivity, such astungsten or molybdenum. In addition, the conductive film is preferablyformed using a low-resistance conductive material such as aluminum orcopper. The use of a Cu—Mn alloy is further preferable because manganeseoxide formed at the interface with an insulator containing oxygen has afunction of preventing Cu diffusion.

In FIGS. 22A and 22B, regions without reference numerals and hatchpatterns represent regions formed of an insulator. As the insulator, aninsulator including one or more kinds of materials selected fromaluminum oxide, aluminum nitride oxide, magnesium oxide, silicon oxide,silicon oxynitride, silicon nitride oxide, silicon nitride, galliumoxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide,neodymium oxide, hafnium oxide, tantalum oxide, or the like can be used.Alternatively, in these regions, an organic resin such as a polyimideresin, a polyamide resin, an acrylic resin, a siloxane resin, an epoxyresin, or a phenol resin can be used. Note that in this specification,an oxynitride refers to a substance that contains more oxygen thannitrogen, and a nitride oxide refers to a substance that contains morenitrogen than oxygen.

In the case where an OS transistor used as the transistor WTr describedin Embodiment 1, the transistor WTr is preferably formed in one of thelayer L4 and the layer L7. In the other of the layer L4 and the layerL7, the transistor WTr of another memory cell MC or an OS transistorincluded in a driver circuit provided in the vicinity of the memory cellMC may be formed.

In the case where OS transistors are used as the transistors WTr, thetransistor RTr, the transistors WTr[1] to WTr[n], and the transistorsRTr[1] to RTr[n] described in Embodiment 2, they are preferably formedin the layer L4 or the layer L7.

In the case where Si transistor is used as the transistor RTr describedin Embodiment 1, the transistor RTr is preferably formed in the layerL1.

Si transistors are used as the transistor RTr and the transistors RTr[1]to RTr[n] described in Embodiment 2, the transistor RTr and thetransistors RTr[1] to RTr[n] are preferably formed in the layer L1.

Note that in the case where no Si transistor is used as in thesemiconductor device 120 described in Embodiment 2, a transistor TrB maybe formed over the layer L0 as in a memory cell MC illustrated in FIGS.26A and 26B.

The capacitor C described in Embodiment 1 is preferably formed in thelayer L11.

The capacitor C and the capacitors C[1] to C[n] described in Embodiment2 are preferably formed in the layer L11.

The capacitor C1 illustrated in FIGS. 22A and 22B is located over thetransistors TrB and TrC; however, one embodiment of the presentinvention is not limited thereto. For example, a structure in which thetransistors TrB and TrC are formed over the capacitor C1 may be employed(not illustrated).

The capacitor C1 illustrated in FIGS. 22A and 22B is a trench-typecapacitor. When the capacitor C1 is a planar capacitor, the capacitor C1can be formed in the same layer as the transistor TrB or TrC (notillustrated).

In the case where a driver circuit provided in the vicinity of thememory cell MC is formed using an OS transistor, the OS transistor maybe formed in the layer L4 or L7.

In the case where a driver circuit provided in the vicinity of thememory cell MC is formed using a Si transistor, the Si transistor may beformed in the layer L1.

With the structure illustrated in FIGS. 22A and 22B, the area occupiedby the memory cell MC can be reduced, leading to higher integration ofthe memory cell.

Note that in the case where the memory cell MC described in Embodiment 1has the structure of FIGS. 22A and 22B, the number of transistors (TrA,TrB, and TrC) and the number of capacitors (C1) are sometimes differentfrom those in FIGS. 22A and 22B. In that case, the structure of FIGS.22A and 22B may be changed as appropriate; for example, the numbers ofthe layers L4, L7, and L11 are increased or decreased, or an element isadditionally provided in a layer.

Structure Example 2 of Stacked Elements

All the OS transistors in the memory cell MC may be formed in the samelayer. An example in that case is illustrated in FIGS. 23A and 23B. Asin FIGS. 22A and 22B, FIG. 23A is a cross-sectional view of a transistorincluded in the memory cell MC in the channel length direction, and FIG.23B is a cross-sectional view of a transistor included in the memorycell MC in the channel width direction.

The cross-sectional views of FIGS. 23A and 23B are different from thoseof FIGS. 22A and 22B in that the layers L6 to L8 are omitted and thelayer L9 is formed on the layer L5. For other details in FIGS. 23A and23B, the description of FIGS. 22A and 22B is referred to.

In the case where an OS transistor is used as the transistor WTrdescribed in Embodiment 1, the transistor WTr is preferably formed inthe layer L4.

In the case where OS transistor are used as the transistor WTr, thetransistor RTr, the transistors WTr[1] to WTr[n], and the transistorsRTr[1] to RTr[n] described in Embodiment 2, they are preferably formedin the layer L4.

In the case where a Si transistor is used as the transistor RTrdescribed in Embodiment 1, the transistor RTr is preferably formed inthe layer L1.

Si transistors are used as the transistor RTr and the transistors RTr[1]to RTr[n] described in Embodiment 2, the transistor RTr and thetransistors RTr[1] to RTr[n] are preferably formed in the layer L1.

Note that in the case where no Si transistor is used as in thesemiconductor device 120 described in Embodiment 2, the transistor TrBmay be formed over the layer L0 as in a memory cell MC illustrated inFIGS. 27A and 27B.

The capacitor C1 described in Embodiment 1 is preferably formed in thelayer L11.

The capacitor C and the capacitors C[1] to C[n] described in Embodiment2 are preferably formed in the layer L11.

The capacitor C1 illustrated in FIGS. 23A and 23B is located over thetransistors TrB and TrC; however, one embodiment of the presentinvention is not limited thereto. For example, a structure in which thetransistor TrB is formed over the capacitor C1 may be employed (notillustrated).

The capacitor C1 illustrated in FIGS. 23A and 23B is a trench-typecapacitor. When the capacitor C1 is a planar capacitor, the capacitor C1can be formed in the same layer as the transistor TrB (not illustrated).

In the case where a driver circuit in the vicinity of the memory cell MCis formed using an OS transistor, the OS transistor may be formed in thelayer L4.

In the case where a driver circuit in the vicinity of the memory cell MCis formed using a Si transistor, the Si transistor may be formed in thelayer L1.

With the structure illustrated in FIGS. 23A and 23B, the manufacturingprocess of the memory cell MC can be simplified.

Note that in the case where the memory cell MC described in Embodiment 1has the structure of FIGS. 23A and 23B, the number of transistors (TrA,TrB, and TrC) and the number of capacitors (C1) are sometimes differentfrom those in FIGS. 23A and 23B. In that case, the structure of FIGS.23A and 23B may be changed as appropriate; for example, the numbers ofthe layers L4 and L11 are increased or decreased, or an element isadditionally provided in a layer.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 6

Described in this embodiment are structures of an oxide semiconductorfilm capable of being used for the OS transistors described in the aboveembodiments.

Structure of Oxide Semiconductor

Structures of an oxide semiconductor are described below.

An oxide semiconductor is classified into a single crystal oxidesemiconductor and a non-single-crystal oxide semiconductor. Examples ofa non-single-crystal oxide semiconductor include a c-axis-aligneda-b-plane-anchored crystalline oxide semiconductor (CAAC-OS), apolycrystalline oxide semiconductor, a nanocrystalline oxidesemiconductor (nc-OS), an amorphous-like oxide semiconductor (a-likeOS), and an amorphous oxide semiconductor.

From another perspective, an oxide semiconductor is classified into anamorphous oxide semiconductor and a crystalline oxide semiconductor.Examples of a crystalline oxide semiconductor include a single crystaloxide semiconductor, a CAAC-OS, a polycrystalline oxide semiconductor,and an nc-OS.

An amorphous structure is generally thought to be isotropic and have nonon-uniform structure, to be metastable and have no fixed positions ofatoms, to have a flexible bond angle, and to have a short-range orderbut have no long-range order, for example.

This means that a stable oxide semiconductor cannot be regarded as acompletely amorphous oxide semiconductor. Moreover, an oxidesemiconductor that is not isotropic (e.g., an oxide semiconductor thathas a periodic structure in a microscopic region) cannot be regarded asa completely amorphous oxide semiconductor. In contrast, an a-like OS,which is not isotropic, has an unstable structure that contains a void.Because of its instability, an a-like OS is close to an amorphous oxidesemiconductor in terms of physical properties.

Caac-Os

First, a CAAC-OS is described.

A CAAC-OS is one of oxide semiconductors having a plurality of c-axisaligned crystal parts (also referred to as pellets).

Analysis of a CAAC-OS by X-ray diffraction (XRD) is described. Forexample, when the structure of a CAAC-OS including an InGaZnO₄ crystalthat is classified into the space group R-3m is analyzed by anout-of-plane method, a peak appears at a diffraction angle (2θ) ofaround 31° as shown in FIG. 28A. This peak is derived from the (009)plane of the InGaZnO₄ crystal, which indicates that crystals in theCAAC-OS have c-axis alignment, and that the c-axes are aligned in adirection substantially perpendicular to a surface over which theCAAC-OS film is formed (also referred to as a formation surface) or thetop surface of the CAAC-OS film. Note that a peak sometimes appears at a2θ of around 36° in addition to the peak at a 2θ of around 31°. The peakat a 2θ of around 36° is derived from a crystal structure that isclassified into the space group Fd-3m; thus, this peak is preferably notexhibited in a CAAC-OS.

On the other hand, in structural analysis of the CAAC-OS by an in-planemethod in which an X-ray is incident on the CAAC-OS in a directionparallel to the formation surface, a peak appears at a 2θ of around 56°.This peak is attributed to the (110) plane of the InGaZnO₄ crystal. Whenanalysis (φ scan) is performed with 2θ fixed at around 56° and with thesample rotated using a normal vector to the sample surface as an axis (φaxis), as shown in FIG. 28B, a peak is not clearly observed. Incontrast, in the case where single crystal InGaZnO₄ is subjected to φscan with 2θ fixed at around 56°, as shown in FIG. 28C, six peaks whichare derived from crystal planes equivalent to the (110) plane areobserved. Accordingly, the structural analysis using XRD shows that thedirections of a-axes and b-axes are irregularly oriented in the CAAC-OS.

Next, a CAAC-OS analyzed by electron diffraction is described. Forexample, when an electron beam with a probe diameter of 300 nm isincident on a CAAC-OS including an InGaZnO₄ crystal in a directionparallel to the formation surface of the CAAC-OS, a diffraction pattern(also referred to as a selected-area electron diffraction pattern) shownin FIG. 28D can be obtained. In this diffraction pattern, spots derivedfrom the (009) plane of an InGaZnO₄ crystal are included. Thus, theelectron diffraction also indicates that pellets included in the CAAC-OShave c-axis alignment and that the c-axes are aligned in a directionsubstantially perpendicular to the formation surface or the top surfaceof the CAAC-OS. Meanwhile, FIG. 28E shows a diffraction pattern obtainedin such a manner that an electron beam with a probe diameter of 300 nmis incident on the same sample in a direction perpendicular to thesample surface. As shown in FIG. 28E, a ring-like diffraction pattern isobserved. Thus, the electron diffraction using an electron beam with aprobe diameter of 300 nm also indicates that the a-axes and b-axes ofthe pellets included in the CAAC-OS do not have regular orientation. Thefirst ring in FIG. 28E is considered to be derived from the (010) plane,the (100) plane, and the like of the InGaZnO₄ crystal. The second ringin FIG. 28E is considered to be derived from the (110) plane and thelike.

In a combined analysis image (also referred to as a high-resolution TEMimage) of a bright-field image and a diffraction pattern of a CAAC-OS,which is obtained using a transmission electron microscope (TEM), aplurality of pellets can be observed. However, in the high-resolutionTEM image, a boundary between pellets, that is, a grain boundary is notclearly observed in some cases. Thus, in the CAAC-OS, a reduction inelectron mobility due to the grain boundary is less likely to occur.

FIG. 29A shows a high-resolution TEM image of a cross section of theCAAC-OS which is observed from a direction substantially parallel to thesample surface. The high-resolution TEM image is obtained with aspherical aberration corrector function. The high-resolution TEM imageobtained with a spherical aberration corrector function is particularlyreferred to as a Cs-corrected high-resolution TEM image. TheCs-corrected high-resolution TEM image can be observed with, forexample, an atomic resolution analytical electron microscope JEM-ARM200Fmanufactured by JEOL Ltd.

FIG. 29A shows pellets in which metal atoms are arranged in a layeredmanner. FIG. 29A proves that the size of a pellet is greater than orequal to 1 nm or greater than or equal to 3 nm. Therefore, the pelletcan also be referred to as a nanocrystal (nc). Furthermore, the CAAC-OScan also be referred to as an oxide semiconductor including c-axisaligned nanocrystals (CANC). A pellet reflects unevenness of a formationsurface or a top surface of the CAAC-OS, and is parallel to theformation surface or the top surface of the CAAC-OS.

FIGS. 29B and 29C show Cs-corrected high-resolution TEM images of aplane of the CAAC-OS observed from a direction substantiallyperpendicular to the sample surface. FIGS. 29D and 29E are imagesobtained through image processing of FIGS. 29B and 29C. The method ofimage processing is as follows. The image in FIG. 29B is subjected tofast Fourier transform (FFT), so that an FFT image is obtained. Then,mask processing is performed such that a range of from 2.8 nm⁻¹ to 5.0nm⁻¹ from the origin in the obtained FFT image remains. After the maskprocessing, the FFT image is processed by inverse fast Fourier transform(IFFT) to obtain a processed image. The image obtained in this manner iscalled an FFT filtering image. The FFT filtering image is a Cs-correctedhigh-resolution TEM image from which a periodic component is extracted,and shows a lattice arrangement.

In FIG. 29D, a portion where a lattice arrangement is broken is denotedwith a dashed line. A region surrounded by a dashed line is one pellet.The portion denoted with the dashed line is a junction of pellets. Thedashed line draws a hexagon, which means that the pellet has a hexagonalshape. Note that the shape of the pellet is not always a regular hexagonbut is a non-regular hexagon in many cases.

In FIG. 29E, a dotted line denotes a portion between a region where alattice arrangement is well aligned and another region where a latticearrangement is well aligned, and dashed lines denote the directions ofthe lattice arrangements. A clear crystal grain boundary cannot beobserved even in the vicinity of the dotted line. When a lattice pointin the vicinity of the dotted line is regarded as a center andsurrounding lattice points are joined, a distorted hexagon, pentagon,and/or heptagon can be formed in some cases. That is, a latticearrangement is distorted so that formation of a crystal grain boundaryis inhibited. This is probably because the CAAC-OS can toleratedistortion owing to a low density of interatomic distance in an a-bplane direction, an interatomic distance changed by substitution of ametal element, and the like.

As described above, the CAAC-OS has c-axis alignment, its pellets(nanocrystals) are connected in an a-b plane direction, and the crystalstructure has distortion. For this reason, the CAAC-OS can also bereferred to as an oxide semiconductor including a c-axis-aligneda-b-plane-anchored (CAA) crystal.

The CAAC-OS is an oxide semiconductor with high crystallinity. Entry ofimpurities, formation of defects, or the like might decrease thecrystallinity of an oxide semiconductor. This means that the CAAC-OS hassmall amounts of impurities and defects (e.g., oxygen vacancies).

Note that the impurity means an element other than the main componentsof the oxide semiconductor, such as hydrogen, carbon, silicon, or atransition metal element. For example, an element (specifically, siliconor the like) having higher strength of bonding to oxygen than a metalelement included in an oxide semiconductor extracts oxygen from theoxide semiconductor, which results in disorder of the atomic arrangementand reduced crystallinity of the oxide semiconductor. A heavy metal suchas iron or nickel, argon, carbon dioxide, or the like has a large atomicradius (or molecular radius), and thus disturbs the atomic arrangementof the oxide semiconductor and decreases crystallinity.

The characteristics of an oxide semiconductor having impurities ordefects might be changed by light, heat, or the like. For example,impurities contained in the oxide semiconductor might serve as carriertraps or carrier generation sources. For example, oxygen vacancy in theoxide semiconductor might serve as a carrier trap or serve as a carriergeneration source when hydrogen is captured therein.

The CAAC-OS having small amounts of impurities and oxygen vacancies isan oxide semiconductor with low carrier density (specifically, lowerthan 8×10¹¹/cm³, preferably lower than 1×10¹¹/cm³, further preferablylower than 1×10¹⁰/cm³ and higher than or equal to 1×10⁻⁹/cm³). Such anoxide semiconductor is referred to as a highly purified intrinsic orsubstantially highly purified intrinsic oxide semiconductor. A CAAC-OShas a low impurity concentration and a low density of defect states.Thus, the CAAC-OS can be referred to as an oxide semiconductor havingstable characteristics.

<Nc-OS>

Next, an nc-OS is described.

Analysis of an nc-OS by XRD is described. When the structure of an nc-OSis analyzed by an out-of-plane method, a peak indicating orientationdoes not appear. That is, a crystal of an nc-OS does not haveorientation.

For example, when an electron beam with a probe diameter of 50 nm isincident on a 34-nm-thick region of thinned nc-OS including an InGaZnO₄crystal in a direction parallel to the formation surface, a ring-shapeddiffraction pattern (a nanobeam electron diffraction pattern) shown inFIG. 30A is observed. FIG. 30B shows a diffraction pattern obtained whenan electron beam with a probe diameter of 1 nm is incident on the samesample. As shown in FIG. 30B, a plurality of spots are observed in aring-like region. In other words, ordering in an nc-OS is not observedwith an electron beam with a probe diameter of 50 nm but is observedwith an electron beam with a probe diameter of 1 nm.

Furthermore, an electron diffraction pattern in which spots are arrangedin an approximately regular hexagonal shape is observed in some cases asshown in FIG. 30C when an electron beam having a probe diameter of 1 nmis incident on a region with a thickness of less than 10 nm. This meansthat an nc-OS has a well-ordered region, i.e., a crystal, in the rangeof less than 10 nm in thickness. Note that an electron diffractionpattern having regularity is not observed in some regions becausecrystals are aligned in various directions.

FIG. 30D shows a Cs-corrected high-resolution TEM image of a crosssection of an nc-OS observed from the direction substantially parallelto the formation surface. In a high-resolution TEM image, an nc-OS has aregion in which a crystal part is observed, such as the part indicatedby additional lines in FIG. 30D, and a region in which a crystal part isnot clearly observed. In most cases, the size of a crystal part includedin the nc-OS is greater than or equal to 1 nm and less than or equal to10 nm, or specifically, greater than or equal to 1 nm and less than orequal to 3 nm. Note that an oxide semiconductor including a crystal partwhose size is greater than 10 nm and less than or equal to 100 nm issometimes referred to as a microcrystalline oxide semiconductor. In ahigh-resolution TEM image of the nc-OS, for example, a grain boundary isnot clearly observed in some cases. Note that there is a possibilitythat the origin of the nanocrystal is the same as that of a pellet in aCAAC-OS. Therefore, a crystal part of the nc-OS may be referred to as apellet in the following description.

As described above, in the nc-OS, a microscopic region (for example, aregion with a size greater than or equal to 1 nm and less than or equalto 10 nm, in particular, a region with a size greater than or equal to 1nm and less than or equal to 3 nm) has a periodic atomic arrangement.There is no regularity of crystal orientation between different pelletsin the nc-OS. Thus, the orientation of the whole film is not ordered.Accordingly, the nc-OS cannot be distinguished from an a-like OS or anamorphous oxide semiconductor, depending on an analysis method.

Since there is no regularity of crystal orientation between the pellets(nanocrystals) as mentioned above, the nc-OS can also be referred to asan oxide semiconductor including random aligned nanocrystals (RANC) oran oxide semiconductor including non-aligned nanocrystals (NANC).

The nc-OS is an oxide semiconductor that has high regularity as comparedwith an amorphous oxide semiconductor. Therefore, the nc-OS is likely tohave a lower density of defect states than an a-like OS and an amorphousoxide semiconductor. Note that there is no regularity of crystalorientation between different pellets in the nc-OS. Therefore, the nc-OShas a higher density of defect states than the CAAC-OS.

<A-like OS>

An a-like OS has a structure intermediate between those of the nc-OS andthe amorphous oxide semiconductor.

FIGS. 31A and 31B are high-resolution cross-sectional TEM images of ana-like OS. FIG. 31A is the high-resolution cross-sectional TEM image ofthe a-like OS at the start of the electron irradiation. FIG. 31B is thehigh-resolution cross-sectional TEM image of a-like OS after theelectron (e) irradiation at 4.3×10⁸ e⁻/nm². FIGS. 31A and 31B show thatstripe-like bright regions extending vertically are observed in thea-like OS from the start of the electron irradiation. It can be alsofound that the shape of the bright region changes after the electronirradiation. Note that the bright region is presumably a void or alow-density region.

The a-like OS has an unstable structure because it contains a void. Toverify that an a-like OS has an unstable structure as compared with aCAAC-OS and an nc-OS, a change in structure caused by electronirradiation is described below.

An a-like OS, an nc-OS, and a CAAC-OS are prepared as samples. Each ofthe samples is an In—Ga—Zn oxide.

First, a high-resolution cross-sectional TEM image of each sample isobtained. The high-resolution cross-sectional TEM images show that allthe samples have crystal parts.

It is known that a unit cell of an InGaZnO₄ crystal has a structure inwhich nine layers including three In—O layers and six Ga—Zn—O layers arestacked in the c-axis direction. The distance between the adjacentlayers is equivalent to the lattice spacing on the (009) plane (alsoreferred to as d value). The value is calculated to be 0.29 nm fromcrystal structural analysis. Accordingly, a portion where the spacingbetween lattice fringes is greater than or equal to 0.28 nm and lessthan or equal to 0.30 nm is regarded as a crystal part of InGaZnO₄ inthe following description. Each of lattice fringes corresponds to thea-b plane of the InGaZnO₄ crystal.

FIG. 32 shows change in the average size of crystal parts (at 22 pointsto 30 points) in each sample. Note that the crystal part sizecorresponds to the length of a lattice fringe. FIG. 32 indicates thatthe crystal part size in the a-like OS increases with an increase in thecumulative electron dose in obtaining TEM images, for example. As shownin FIG. 32, a crystal part of approximately 1.2 nm (also referred to asan initial nucleus) at the start of TEM observation grows to a size ofapproximately 1.9 nm at a cumulative electron (e) dose of 4.2×10⁸e⁻/nm². In contrast, the crystal part size in the nc-OS and the CAAC-OSshows little change from the start of electron irradiation to acumulative electron dose of 4.2×10⁸ e/nm². As shown in FIG. 32, thecrystal part sizes in an nc-OS and a CAAC-OS are approximately 1.3 nmand approximately 1.8 nm, respectively, regardless of the cumulativeelectron dose. For the electron beam irradiation and TEM observation, aHitachi H-9000NAR transmission electron microscope was used. Theconditions of electron beam irradiation were as follows: theaccelerating voltage was 300 kV; the current density was 6.7×10⁵e⁻/(nm²·s); and the diameter of irradiation region was 230 nm.

In this manner, growth of the crystal part in the a-like OS is sometimesinduced by electron irradiation. In contrast, in the nc-OS and theCAAC-OS, growth of the crystal part is hardly induced by electronirradiation. Therefore, the a-like OS has an unstable structure ascompared with the nc-OS and the CAAC-OS.

The a-like OS has a lower density than the nc-OS and the CAAC-OS becauseit contains a void. Specifically, the density of the a-like OS is higherthan or equal to 78.6% and lower than 92.3% of the density of the singlecrystal oxide semiconductor having the same composition. The density ofeach of the nc-OS and the CAAC-OS is higher than or equal to 92.3% andlower than 100% of the density of the single crystal oxide semiconductorhaving the same composition. Note that it is difficult to deposit anoxide semiconductor having a density of lower than 78% of the density ofthe single crystal oxide semiconductor.

For example, in the case of an oxide semiconductor having an atomicratio of In:Ga:Zn=1:1:1, the density of single crystal InGaZnO₄ with arhombohedral crystal structure is 6.357 g/cm³. Accordingly, in the caseof the oxide semiconductor having an atomic ratio of In:Ga:Zn=1:1:1, thedensity of the a-like OS is higher than or equal to 5.0 g/cm³ and lowerthan 5.9 g/cm³. For example, in the case of the oxide semiconductorhaving an atomic ratio of In:Ga:Zn=1:1:1, the density of each of thenc-OS and the CAAC-OS is higher than or equal to 5.9 g/cm³ and lowerthan 6.3 g/cm³.

Note that in the case where an oxide semiconductor having a certaincomposition does not exist in a single crystal structure, single crystaloxide semiconductors with different compositions are combined at anadequate ratio, which makes it possible to calculate density equivalentto that of a single crystal oxide semiconductor with the desiredcomposition. The density of a single crystal oxide semiconductor havingthe desired composition can be calculated using a weighted averageaccording to the combination ratio of the single crystal oxidesemiconductors with different compositions. Note that it is preferableto use as few kinds of single crystal oxide semiconductors as possibleto calculate the density.

As described above, oxide semiconductors have various structures andvarious properties. Note that an oxide semiconductor may be a stackedlayer including two or more films of an amorphous oxide semiconductor,an a-like OS, an nc-OS, and a CAAC-OS, for example.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 7

In this embodiment, examples in which the semiconductor device describedin any of the above embodiments is used as a memory device in anelectronic component and in an electronic device including theelectronic component are described with reference to FIGS. 33A and 33Band FIGS. 34A to 34H.

Electronic Component

FIG. 33A shows an example in which the semiconductor device described inany of the above embodiments is used as a memory device in an electroniccomponent. Note that the electronic component is also referred to as asemiconductor package or an IC package. This electronic component hasvarious standards and names depending on the direction and the shape ofterminals. Therefore, an example of the electronic component isdescribed in this embodiment.

A semiconductor device including the transistors described inEmbodiments 1 and 2 is completed through an assembly process(post-process) of integrating detachable components on a printed board.

The post-process can be completed through the steps in FIG. 33A.Specifically, after an element substrate obtained in the precedingprocess is completed (Step S1), a back surface of the substrate isground (Step S2). The substrate is thinned in this step to reducesubstrate warpage or the like caused in the preceding process and toreduce the size of the component.

After the back surface of the substrate is ground, a dicing step isperformed to divide the substrate into a plurality of chips. Then, thedivided chips are separately picked up, placed on a lead frame, andbonded thereto in a die bonding step (Step S3). In the die bonding step,the chip is bonded to the lead frame by an appropriate method dependingon products, for example, bonding with a resin or a tape. Note that inthe die bonding step, a chip may be placed on and bonded to aninterposer.

Note that in this embodiment, when an element is formed on a surface ofa substrate, the other surface is referred to as a back surface (asurface on which the element is not formed).

Next, wire bonding for electrically connecting a lead of the lead frameand an electrode on the chip through a metal wire is performed (StepS4). As the metal wire, a silver wire or a gold wire can be used. Ballbonding or wedge bonding can be used as the wire bonding.

The wire-bonded chip is subjected to a molding step of sealing the chipwith an epoxy resin or the like (Step S5). Through the molding step, theinside of the electronic component is filled with a resin, wherebydamage to a mounted circuit portion and wire caused by externalmechanical force as well as deterioration of characteristics due tomoisture or dust can be reduced.

Subsequently, the lead of the lead frame is plated. Then, the lead iscut and processed (Step S6). This plating process prevents rust of thelead and facilitates soldering at the time of mounting the chip on aprinted board in a later step.

Next, printing (marking) is performed on a surface of the package (StepS7). After a final testing step (Step S8), the electronic component iscompleted (Step S9).

The above-described electronic component can include the semiconductordevice described in any of the above embodiments. Thus, a highlyreliable electronic component can be obtained.

FIG. 33B is a perspective schematic diagram illustrating a quad flatpackage (QFP) as an example of the completed electronic component. Anelectronic component 4700 in FIG. 33B includes a lead 4701 and a circuitunit 4703. The electronic component 4700 in FIG. 33B is mounted on aprinted board 4702, for example. A plurality of electronic components4700 which are combined and electrically connected to each other overthe printed board 4702 can be mounted on an electronic device. Acompleted circuit board 4704 is provided in an electronic device or thelike.

Electronic Device

Next, electronic devices including the aforementioned electroniccomponent are described.

A semiconductor device of one embodiment of the present invention can beused for display devices, personal computers, or image reproducingdevices provided with recording media (typically, devices that reproducethe content of recording media such as digital versatile discs (DVD) andhave displays for displaying the reproduced images). Other examples ofelectronic devices that can include the semiconductor device of oneembodiment of the present invention include cellular phones, gamemachines (including portable game machines), portable informationterminals, e-book readers, cameras such as video cameras and digitalstill cameras, goggle-type displays (head mounted displays), navigationsystems, audio reproducing devices (e.g., car audio systems and digitalaudio players), copiers, facsimiles, printers, multifunction printers,automated teller machines (ATM), vending machines, and medical devices.FIGS. 34A to 34H illustrate specific examples of these electronicdevices.

FIG. 34A illustrates a portable game machine, which includes a housing5201, a housing 5202, a display portion 5203, a display portion 5204, amicrophone 5205, a speaker 5206, an operation key 5207, a stylus 5208,and the like. The semiconductor device of one embodiment of the presentinvention can be used for a variety of integrated circuits included inportable game machines. Although the portable game machine in FIG. 34Ahas the two display portions 5203 and 5204, the number of displayportions included in a portable game machine is not limited to this.

FIG. 34B illustrates a portable information terminal including a firsthousing 5601, a second housing 5602, a first display portion 5603, asecond display portion 5604, a joint 5605, an operation key 5606, andthe like. The semiconductor device of one embodiment of the presentinvention can be used for a variety of integrated circuits included inportable information terminals. The first display portion 5603 isprovided in the first housing 5601, and the second display portion 5604is provided in the second housing 5602. The first housing 5601 and thesecond housing 5602 are connected to each other with the joint 5605, andthe angle between the first housing 5601 and the second housing 5602 canbe changed with the joint 5605. Images displayed on the first displayportion 5603 may be switched in accordance with the angle at the joint5605 between the first housing 5601 and the second housing 5602. Adisplay device with a position input function may be used as at leastone of the first display portion 5603 and the second display portion5604. Note that the position input function can be added by providing atouch panel in a display device. Alternatively, the position inputfunction can be added by provision of a photoelectric conversion elementcalled a photosensor in a pixel portion of a display device.

FIG. 34C illustrates a laptop including a housing 5401, a displayportion 5402, a keyboard 5403, a pointing device 5404, and the like. Thesemiconductor device of one embodiment of the present invention can beused for a variety of integrated circuits included in notebook typepersonal computers.

FIG. 34D is a smart watch which is one of wearable terminals. The smartwatch includes a housing 5901, a display portion 5902, operation buttons5903, an operator 5904, and a band 5905. The semiconductor device of oneembodiment of the present invention can be used for a variety ofintegrated circuits included in the smart watch. A display device with aposition input function may be used as a display portion 5902. Note thatthe position input function can be added by provision of a touch panelin a display device. Alternatively, the position input function can beadded by providing a photoelectric conversion element called aphotosensor in a pixel area of a display device. As operation buttons5903, any one of a power switch for starting the smart watch, a buttonfor operating an application of the smart watch, a volume controlbutton, a switch for turning on or off the display portion 5902, and thelike can be used. Although the smart watch in FIG. 34D includes twooperation buttons 5903, the number of the operation buttons included inthe smart watch is not limited to two. The operator 5904 functions as acrown performing time adjustment in the smart watch. The operator 5904may be used as an input interface for operating an application of thesmart watch as well as the crown for a time adjustment. Although thesmart watch illustrated in FIG. 34D includes the operator 5904, oneembodiment of the present invention is not limited thereto and theoperator 5904 is not necessarily provided.

FIG. 34E illustrates a video camera including a first housing 5801, asecond housing 5802, a display portion 5803, operation keys 5804, a lens5805, a joint 5806, and the like. The semiconductor device of oneembodiment of the present invention can be used for a variety ofintegrated circuits included in video cameras. The operation keys 5804and the lens 5805 are provided in the first housing 5801, and thedisplay portion 5803 is provided in the second housing 5802. The firsthousing 5801 and the second housing 5802 are connected to each otherwith the joint 5806, and the angle between the first housing 5801 andthe second housing 5802 can be changed with the joint 5806. Imagesdisplayed on the display portion 5803 may be switched in accordance withthe angle at the joint 5806 between the first housing 5801 and thesecond housing 5802.

FIG. 34F illustrates a passenger car including a car body 5701, wheels5702, a dashboard 5703, lights 5704, and the like. The semiconductordevice of one embodiment of the present invention can be used for avariety of integrated circuits included in passenger cars.

FIG. 34G illustrates an electric refrigerator-freezer including ahousing 5301, a refrigerator door 5302, a freezer door 5303, and thelike. The semiconductor device of one embodiment of the presentinvention can be used for a variety of integrated circuits included inthe electric refrigerator-freezer.

FIG. 34H is a mobile phone having a function of an information terminal.The mobile phone includes a housing 5501, a display portion 5502, amicrophone 5503, a speaker 5504, and operation buttons 5505. A displaydevice with a position input function may be used as the display portion5502. Note that the position input function can be added by provision ofa touch panel in a display device. Alternatively, the position inputfunction can be added by providing a photoelectric conversion elementcalled a photosensor in a pixel area of a display device. As operationbuttons 5505, any one of a power switch for starting the mobile phone, abutton for operating an application of the mobile phone, a volumecontrol button, a switch for turning on or off the display portion 5502,and the like can be used. Although the mobile phone in FIG. 34H includestwo operation buttons 5505, the number of the operation buttons includedin the mobile phone is not limited to two. Although not illustrated, themobile phone illustrated in FIG. 34H may be provided with a camera.Although not illustrated, the mobile phone illustrated in FIG. 34H mayinclude a flashlight or a light-emitting device used for a lightingpurpose. Although not illustrated, the mobile phone in FIG. 34H mayinclude a sensor (a sensor having a function of measuring force,displacement, position, speed, acceleration, angular velocity,rotational frequency, distance, light, liquid, magnetism, temperature,chemical substance, sound, time, hardness, electric field, current,voltage, electric power, radiation, flow rate, humidity, gradient,oscillation, odor, or infrared rays) in the housing 5501. In particular,the direction of the mobile phone (the direction of the mobile phonewith respect to the vertical direction) shown in FIG. 34H is determinedby providing a sensing device which includes a sensor for sensinginclinations, such as a gyroscope or an acceleration sensor, and displayon the screen of the display portion 5502 can be automatically changedin accordance with the direction of the mobile phone. In particular, inthe case where a sensing device including a sensor obtaining biologicalinformation of fingerprints, veins, iris, voice prints, or the like isprovided, a mobile phone having a function of biometric authenticationcan be obtained.

Next, an application example of a display device that can include thesemiconductor device or memory device of one embodiment of the presentinvention is described. In one example, a display device includes apixel. The pixel includes a transistor and a display element, forexample. Alternatively, the display device includes a driver circuit fordriving the pixel. The driver circuit includes a transistor, forexample. As these transistors, any of the transistors described in theother embodiments can be used, for example.

For example, in this specification and the like, a display element, adisplay device which is a device including a display element, alight-emitting element, and a light-emitting device which is a deviceincluding a light-emitting element can employ a variety of modes or caninclude a variety of elements. The display element, the display device,the light-emitting element, or the light-emitting device includes atleast one of an electroluminescent (EL) element (e.g., an EL elementincluding organic and inorganic materials, an organic EL element, or aninorganic EL element), an LED chip (e.g., a white LED chip, a red LEDchip, a green LED chip, or a blue LED chip), a transistor (a transistorthat emits light in accordance with a current), a plasma display panel(PDP), an electron emitter, a display element including a carbonnanotube, a liquid crystal element, electronic ink, an electrowettingelement, an electrophoretic element, a display element including microelectro mechanical systems (MEMS), (e.g., a grating light valve (GLV), adigital micromirror device (DMD), a digital micro shutter (DMS)),MIRASOL (registered trademark), an interferometric modulator display(IMOD) element, a MEMS shutter display element, anoptical-interference-type MEMS display element, a piezoelectric ceramicdisplay), and quantum dots. In addition to that, the display element,the display device, the light-emitting element, or the light-emittingdevice may include a display medium whose contrast, luminance,reflectivity, transmittance, or the like is changed by an electrical ormagnetic effect. Note that examples of display devices having ELelements include an EL display. Examples of display devices includingelectron emitters are a field emission display (FED) and an SED-typeflat panel display (SED: surface-conduction electron-emitter display).Examples of display devices including liquid crystal elements include aliquid crystal display (e.g., a transmissive liquid crystal display, atransflective liquid crystal display, a reflective liquid crystaldisplay, a direct-view liquid crystal display, or a projection liquidcrystal display). Examples of a display device including electronic ink,electronic liquid powder (registered trademark), or electrophoreticelements include electronic paper. Examples of display devicescontaining quantum dots in each pixel include a quantum dot display.Note that quantum dots may be provided not as display elements but aspart of a backlight unit. The use of quantum dots enables display withhigh color purity. In the case of a transflective liquid crystal displayor a reflective liquid crystal display, some of or all of pixelelectrodes function as reflective electrodes. For example, some or allof pixel electrodes are formed to contain aluminum or silver. In such acase, a memory circuit such as an SRAM can be provided under thereflective electrodes. Thus, the power consumption can be furtherreduced. Note that in the case of using an LED chip, graphene orgraphite may be provided under an electrode or a nitride semiconductorof the LED chip. Graphene or graphite may be a multilayer film in whicha plurality of layers are stacked. As described above, the provision ofgraphene or graphite enables easy formation of a nitride semiconductorthereover, such as an n-type GaN semiconductor layer including crystals.Furthermore, a p-type GaN semiconductor layer including crystals or thelike can be provided thereover, and thus the LED chip can be formed.Note that an AlN layer may be provided between the n-type GaNsemiconductor layer including crystals and graphene or graphite. The GaNsemiconductor layers included in the LED chip may be formed by MOCVD.Note that when the graphene is provided, the GaN semiconductor layersincluded in the LED chip can also be formed by a sputtering method. In adisplay element including microelectromechanical systems (MEMS), a dryagent may be provided in a space where a display element is sealed(e.g., between an element substrate over which the display element isplaced and a counter substrate opposed to the element substrate).Providing a dry agent can prevent MEMS and the like from becomingdifficult to move or deteriorating easily because of moisture or thelike.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 8

The memory device of one embodiment of the present invention can be usedfor removable memory devices such as memory cards (e.g., SD cards),universal serial bus (USB) memories, and solid state drives (SSD). Inthis embodiment, some structure examples of the removable storage deviceare described with reference to FIGS. 35A to 35E.

FIG. 35A is a schematic diagram of a USB memory. A USB memory 5100includes a housing 5101, a cap 5102, a USB connector 5103, and asubstrate 5104. The substrate 5104 is held in the housing 5101. Thesubstrate 5104 is provided with a memory device and a circuit fordriving the memory device. For example, the substrate 5104 is providedwith a memory chip 5105 and a controller chip 5106. The memory cellarray 2610, the row decoder 2621, the word line driver circuit 2622, thebit line driver circuit 2630, the column decoder 2631, the prechargecircuit 2632, the sense amplifier 2633, the output circuit 2640, and thelike which are described in the above embodiment are incorporated in thememory chip 5105. A processor, a work memory, an ECC circuit, and thelike are incorporated in the controller chip 5106. Note that the circuitconfigurations of the memory chip 5105 and the controller chip 5106 arenot limited to those described above, and can be changed depending oncircumstances or conditions. For example, the row decoder 2621, the wordline driver circuit 2622, the bit line driver circuit 2630, the columndecoder 2631, the precharge circuit 2632, and the sense amplifier 2633may be incorporated in the controller chip 5106, not in the memory chip5105. The USB connector 5103 functions as an interface for connection toan external device.

FIG. 35B is a schematic external diagram of an SD card, and FIG. 35C isa schematic diagram illustrating the internal structure of the SD card.An SD card 5110 includes a housing 5111, a connector 5112, and asubstrate 5113. The connector 5112 functions as an interface forconnection to an external device. The substrate 5113 is held in thehousing 5111. The substrate 5113 is provided with a memory device and acircuit for driving the memory device. For example, the substrate 5113is provided with a memory chip 5114 and a controller chip 5115. Thememory cell array 2610, the row decoder 2621, the word line drivercircuit 2622, the bit line driver circuit 2630, the column decoder 2631,the precharge circuit 2632, the sense amplifier 2633, the output circuit2640, and the like which are described in the above embodiment areincorporated in the memory chip 5114. A processor, a work memory, an ECCcircuit, and the like are incorporated in the controller chip 5115. Notethat the circuit configurations of the memory chip 5114 and thecontroller chip 5115 are not limited to those described above, and canbe changed depending on circumstances or conditions. For example, therow decoder 2621, the word line driver circuit 2622, the bit line drivercircuit 2630, the column decoder 2631, the precharge circuit 2632, andthe sense amplifier 2633 may be incorporated in the controller chip5115, not in the memory chip 5114.

When the memory chip 5114 is also provided on a back side of thesubstrate 5113, the capacity of the SD card 5110 can be increased. Inaddition, a wireless chip with a radio communication function may beprovided on the substrate 5113. This structure enables wirelesscommunication between an external device and the SD card 5110, making itpossible to write/read data to/from the memory chip 5114.

FIG. 35D is a schematic external diagram of an SSD, and FIG. 35E is aschematic diagram illustrating the internal structure of the SSD. An SSD5150 includes a housing 5151, a connector 5152, and a substrate 5153.The connector 5152 functions as an interface for connection to anexternal device. The substrate 5153 is held in the housing 5151. Thesubstrate 5153 is provided with a memory device and a circuit fordriving the memory device. For example, the substrate 5153 is providedwith a memory chip 5154, a memory chip 5155, and a controller chip 5156.The memory cell array 2610, the row decoder 2621, the word line drivercircuit 2622, the bit line driver circuit 2630, the column decoder 2631,the precharge circuit 2632, the sense amplifier 2633, the output circuit2640, and the like which are described in the above embodiment areincorporated in the memory chip 5154. When the memory chip 5154 is alsoprovided on a back side of the substrate 5153, the capacity of the SSD5150 can be increased. A work memory is incorporated in the memory chip5155. For example, a DRAM chip may be used as the memory chip 5155. Aprocessor, an ECC circuit, and the like are incorporated in thecontroller chip 5156. Note that the circuit configurations of the memorychip 5154, the memory chip 5155, and the controller chip 5115 are notlimited to those described above, and can be changed depending oncircumstances or conditions. For example, a memory functioning as a workmemory may also be provided in the controller chip 5156.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 9

In this embodiment, application examples of an RF tag that can includethe memory device of one embodiment of the present invention will bedescribed with reference to FIGS. 36A to 36F. The RF tag is widely usedand can be provided for, for example, products such as bills, coins,securities, bearer bonds, documents (e.g., driver's licenses orresident's cards, see FIG. 36A), recording media (e.g., DVD or videotapes, see FIG. 36B), packaging containers (e.g., wrapping paper orbottles, see FIG. 36C), vehicles (e.g., bicycles, see FIG. 36D),personal belongings (e.g., bags or glasses), foods, plants, animals,human bodies, clothing, household goods, medical supplies such asmedicine and chemicals, and electronic devices (e.g., liquid crystaldisplay devices, EL display devices, television sets, or cellularphones), or tags on products (see FIGS. 36E and 36F).

An RF tag 4000 of one embodiment of the present invention is fixed to aproduct by being attached to a surface thereof or embedded therein. Forexample, the RF tag 4000 is fixed to each product by being embedded inpaper of a book, or embedded in an organic resin of a package. Since theRF tag 4000 of one embodiment of the present invention can be reduced insize, thickness, and weight, it can be fixed to a product withoutspoiling the design of the product. Furthermore, bills, coins,securities, bearer bonds, documents, or the like can have anidentification function by being provided with the RF tag 4000 of oneembodiment of the present invention, and the identification function canbe utilized to prevent counterfeiting. Moreover, the efficiency of asystem such as an inspection system can be improved by providing the RFtag of one embodiment of the present invention for packaging containers,recording media, personal belongings, foods, clothing, household goods,electronic devices, or the like. Vehicles can also have higher securityagainst theft or the like by being provided with the RF tag of oneembodiment of the present invention.

As described above, by using the RF tag of one embodiment of the presentinvention for each application described in this embodiment, power foroperation such as writing or reading of data can be reduced, whichresults in an increase in the maximum communication distance. Moreover,data can be held for an extremely long period even in the state wherepower is not supplied; thus, the RF tag can be preferably used forapplication in which data is not frequently written or read.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

(Notes on the Description in this Specification and the Like)

The following are notes on the description of the structures in theabove embodiments.

Notes on One Embodiment of the Present Invention Described inEmbodiments

One embodiment of the present invention can be constituted byappropriately combining the structure described in an embodiment withany of the structures described in the other embodiments. In addition,in the case where a plurality of structure examples are described in oneembodiment, any of the structure examples can be combined asappropriate.

Note that what is described (or part thereof) in an embodiment can beapplied to, combined with, or replaced with another content (or partthereof) in the same embodiment and/or what is described (or partthereof) in another embodiment or other embodiments.

Note that in each embodiment, a content described in the embodiment is acontent described with reference to a variety of diagrams or a contentdescribed with text disclosed in this specification.

Note that by combining a diagram (or may be part of the diagram)illustrated in one embodiment with another part of the diagram, adifferent diagram (or may be part of the different diagram) illustratedin the embodiment, and/or a diagram (or may be part of the diagram)illustrated in one or a plurality of different embodiments, much morediagrams can be formed.

Notes on Ordinal Numbers

In this specification and the like, ordinal numbers such as “first”,“second”, and “third” are used in order to avoid confusion amongcomponents. Thus, the terms do not limit the number or order ofcomponents. In the present specification and the like, a “first”component in one embodiment can be referred to as a “second” componentin other embodiments or claims. Alternatively, in the presentspecification and the like, a “first” component in one embodiment can beomitted in other embodiments or claims.

Notes on the Description for Drawings

Embodiments are described with reference to drawings. However, theembodiments can be implemented with various modes. It will be readilyappreciated by those skilled in the art that modes and details can bechanged in various ways without departing from the spirit and scope ofthe present invention. Thus, the present invention should not beinterpreted as being limited to the description of the embodiments. Notethat in the structures of the invention in Embodiments, the sameportions or portions having similar functions are denoted by the samereference numerals in different drawings, and the description of suchportions is not repeated.

In this specification and the like, the terms for explainingarrangement, such as “over” and “under”, are used for convenience todescribe the positional relation between components with reference todrawings. The positional relation between components is changed asappropriate in accordance with a direction in which each component isdescribed. Therefore, the terms for explaining arrangement are notlimited to those used in this specification and may be changed to otherterms as appropriate depending on the situation.

The term “over” or “under” does not necessarily mean that a component isplaced directly on or directly below and directly in contact withanother component. For example, the expression “electrode B overinsulating layer A” does not necessarily mean that the electrode B is onand in direct contact with the insulating layer A and can mean the casewhere another component is provided between the insulating layer A andthe electrode B.

Furthermore, in a block diagram in this specification and the like,components are functionally classified and shown by blocks that areindependent from each other. However, in an actual circuit and the like,such components are sometimes hard to classify functionally, and thereis a case in which one circuit is associated with a plurality offunctions or a case in which a plurality of circuits are associated withone function. Therefore, the segmentation of blocks in a block diagramis not limited by any of the components described in the specificationand can be differently determined as appropriate depending onsituations.

In the drawings, the size, the layer thickness, or the region isexaggerated for description convenience in some cases; therefore,embodiments of the present invention are not limited to such a scale.Note that the drawings are schematically shown for clarity, andembodiments of the present invention are not limited to shapes or valuesshown in the drawings. For example, the following can be included:variation in signal, voltage, or current due to noise or difference intiming.

In drawings such as a top view (also referred to as a plan view or alayout view) and a perspective view, some of components might not beillustrated for clarity of the drawings.

In the drawings, the same components, components having similarfunctions, components formed of the same material, or components formedat the same time are denoted by the same reference numerals in somecases, and the description thereof is not repeated in some cases.

Notes on Expressions that can be Rephrased

In this specification and the like, the expressions “one of a source anda drain” (or a first electrode or a first terminal) and “the other ofthe source and the drain” (or a second electrode or a second terminal)are used to describe the connection relation of a transistor. This isbecause a source and a drain of a transistor are interchangeabledepending on the structure, operation conditions, or the like of thetransistor. Note that the source or the drain of the transistor can alsobe referred to as a source (or drain) terminal, a source (or drain)electrode, or the like as appropriate depending on the situation.

In this specification and the like, the term such as “electrode” or“wiring” does not limit a function of a component. For example, an“electrode” is used as part of a “wiring” in some cases, and vice versa.Moreover, the term “electrode” or “wiring” can also mean a combinationof a plurality of “electrodes” or “wirings” formed in an integratedmanner.

In this specification and the like, “voltage” and “potential” can bereplaced with each other. The term “voltage” refers to a potentialdifference from a reference potential. When the reference potential is aground potential, for example, “voltage” can be replaced with“potential.” The ground potential does not necessarily mean 0 V.Potentials are relative values, and the potential applied to a wiring orthe like is changed depending on the reference potential, in some cases.

In this specification and the like, the terms “film” and “layer” can beinterchanged with each other depending on the case or circumstances. Forexample, the term “conductive layer” can be changed into the term“conductive film” in some cases. Moreover, the term “insulating film”can be changed into the term “insulating layer” in some cases, or can bereplaced with a word not including the term “film” or “layer” dependingon the case or circumstances. For example, the term “conductive layer”or “conductive film” can be changed into the term “conductor” in somecases. Furthermore, for example, the term “insulating layer” or“insulating film” can be changed into the term “insulator” in somecases.

In this specification and the like, the terms “wiring”, “signal line”,and “power source line” can be interchanged with each other depending onthe case or circumstances. For example, the term “wiring” can be changedinto the term such as “signal line” or “power source line” in somecases. The term such as “signal line” or “power source line” can bechanged into the term “wiring” in some cases. The term such as “powersource line” can be changed into the term such as “signal line” in somecases. The term such as “signal line” can be changed into the term suchas “power source line” in some cases.

Notes on Definitions of Terms

The following are definitions of the terms mentioned in the aboveembodiments.

<<Semiconductor>>

In this specification, a “semiconductor” includes characteristics of an“insulator” in some cases when the conductivity is sufficiently low, forexample. Furthermore, it is difficult to strictly distinguish a“semiconductor” and an “insulator” from each other in some cases becausea border between the “semiconductor” and the “insulator” is not clear.Accordingly, a “semiconductor” in this specification can be called an“insulator” in some cases. Similarly, an “insulator” in thisspecification can be called a “semiconductor” in some cases.

Note that a “semiconductor” includes characteristics of a “conductor” insome cases when the conductivity is sufficiently high, for example.Furthermore, it is difficult to strictly distinguish a “semiconductor”and a “conductor” from each other in some cases because a border betweenthe “semiconductor” and the “conductor” is not clear. Accordingly, a“semiconductor” in this specification can be called a “conductor” insome cases. Similarly, a “conductor” in this specification can be calleda “semiconductor” in some cases.

Note that an impurity in a semiconductor refers to, for example,elements other than the main components of a semiconductor layer. Forexample, an element with a concentration of lower than 0.1 atomic % isan impurity. When an impurity is contained, the density of states (DOS)may be formed in a semiconductor, the carrier mobility may be decreased,or the crystallinity may be decreased, for example. In the case wherethe semiconductor is an oxide semiconductor, examples of an impuritywhich changes the characteristics of the semiconductor include Group 1elements, Group 2 elements, Group 13 elements, Group 14 elements, Group15 elements, and transition metals other than the main components;specific examples are hydrogen (also included in water), lithium,sodium, silicon, boron, phosphorus, carbon, and nitrogen. In the case ofan oxide semiconductor, oxygen vacancy may be formed by entry ofimpurities such as hydrogen. Further, in the case where thesemiconductor is a silicon layer, examples of an impurity which changesthe characteristics of the semiconductor include oxygen, Group 1elements except hydrogen, Group 2 elements, Group 13 elements, and Group15 elements.

<<Transistor>>

In this specification, a transistor is an element having at least threeterminals of a gate, a drain, and a source. The transistor has a channelformation region between a drain (a drain terminal, a drain region, or adrain electrode) and a source (a source terminal, a source region, or asource electrode), and current can flow through the drain, the channelformation region, and the source. Note that in this specification andthe like, a channel formation region refers to a region through whichcurrent mainly flows.

Furthermore, the functions of a source and a drain might be switchedwhen transistors having different polarities are employed or a directionof current flow is changed in circuit operation, for example. Therefore,the terms “source” and “drain” can be switched in this specification andthe like.

<<Switch>>

In this specification and the like, a switch is in a conductive state(on state) or in a non-conductive state (off state) to determine whethercurrent flows therethrough or not. Alternatively, a switch has afunction of selecting and changing a current path.

Examples of the switch include an electrical switch and a mechanicalswitch. That is, the switch is not limited to a certain element and anyelement can be used as long as it can control current.

Examples of the electrical switch include a transistor (e.g., a bipolartransistor or a MOS transistor), a diode (e.g., a PN diode, a PIN diode,a Schottky diode, a metal-insulator-metal (MIM) diode, ametal-insulator-semiconductor (MIS) diode, or a diode-connectedtransistor), and a logic circuit in which such elements are combined.

In the case of using a transistor as a switch, an “on state” of thetransistor refers to a state in which a source electrode and a drainelectrode of the transistor are electrically short-circuited.Furthermore, an “off state” of the transistor refers to a state in whichthe source electrode and the drain electrode of the transistor areelectrically disconnected. In the case where a transistor operates justas a switch, the polarity (conductivity type) of the transistor is notparticularly limited to a certain type.

An example of the mechanical switch is a switch formed using amicroelectromechanical systems (MEMS) technology, such as a digitalmicromirror device (DMD). Such a switch includes an electrode which canbe moved mechanically, and operates by controlling conduction andnon-conduction in accordance with movement of the electrode.

<<Channel Length>>

In this specification and the like, the channel length refers to, forexample, the distance between a source (source region or sourceelectrode) and a drain (drain region or drain electrode) in a regionwhere a semiconductor (or a portion where current flows in asemiconductor when a transistor is on) and a gate electrode overlap witheach other or a region where a channel is formed in a top view of thetransistor.

Note that in one transistor, channel lengths in all regions do notnecessarily have the same value. In other words, the channel length ofone transistor is not fixed to one value in some cases. Therefore, inthis specification, the channel length is any one of values, the maximumvalue, the minimum value, or the average value, in a region where achannel is formed.

<<Channel Width>>

In this specification and the like, the channel width refers to, forexample, the length of a portion where a source and a drain face eachother in a region where a semiconductor (or a portion where a currentflows in a semiconductor when a transistor is on) and a gate electrodeoverlap with each other, or a region where a channel is formed in a topview of the transistor.

Note that in one transistor, channel widths in all regions do notnecessarily have the same value. In other words, the channel width ofone transistor is not fixed to one value in some cases. Therefore, inthis specification, the channel width is any one of values, the maximumvalue, the minimum value, or the average value, in a region where achannel is formed.

Note that depending on transistor structures, a channel width in aregion where a channel is formed actually (hereinafter referred to as aneffective channel width) is different from a channel width shown in atop view of a transistor (hereinafter referred to as an apparent channelwidth) in some cases. For example, in a transistor having athree-dimensional structure, an effective channel width is greater thanan apparent channel width shown in a top view of the transistor, and itsinfluence cannot be ignored in some cases. For example, in aminiaturized transistor having a three-dimensional structure, theproportion of a channel region formed in a side surface of asemiconductor is increased in some cases. In that case, an effectivechannel width obtained when a channel is actually formed is greater thanan apparent channel width shown in the top view.

In a transistor having a three-dimensional structure, an effectivechannel width is difficult to measure in some cases. For example,estimation of the effective channel width from a design value requiresan assumption that the shape of a semiconductor is known. Therefore, inthe case where the shape of a semiconductor is not known accurately, itis difficult to measure an effective channel width accurately.

Therefore, in this specification, in a top view of a transistor, anapparent channel width that is the length of a portion where a sourceand a drain face each other in a region where a semiconductor and a gateelectrode overlap with each other is referred to as a surrounded channelwidth (SCW) in some cases. Furthermore, in this specification, in thecase where the term “channel width” is simply used, it may represent asurrounded channel width or an apparent channel width. Alternatively, inthis specification, in the case where the term “channel width” is simplyused, it may represent an effective channel width in some cases. Notethat the values of a channel length, a channel width, an effectivechannel width, an apparent channel width, a surrounded channel width,and the like can be determined by obtaining and analyzing across-sectional TEM image and the like.

Note that in the case where the field-effect mobility, a current valueper channel width, and the like of a transistor are obtained bycalculation, a surrounded channel width may be used for the calculation.In that case, a value different from the one obtained by calculationusing an effective channel width is obtained in some cases.

<<Connection>>

In this specification and the like, when it is described that X and Yare connected, the case where X and Y are electrically connected, thecase where X and Y are functionally connected, and the case where X andY are directly connected are included therein. Accordingly, withoutbeing limited to a predetermined connection relation, for example, aconnection relation other than that shown in a drawing or text ispossible.

Here, X, Y, and the like each denote an object (e.g., a device, anelement, a circuit, a wiring, an electrode, a terminal, a conductivefilm, or a layer).

For example, in the case where X and Y are electrically connected, oneor more elements that enable electrical connection between X and Y(e.g., a switch, a transistor, a capacitor, an inductor, a resistor, adiode, a display element, a light-emitting element, or a load) can beconnected between X and Y. A switch is controlled to be on or off. Thatis, a switch is conducting or not conducting (is turned on or off) todetermine whether current flows therethrough or not.

For example, in the case where X and Y are functionally connected, oneor more circuits that enable functional connection between X and Y(e.g., a logic circuit such as an inverter, a NAND circuit, or a NORcircuit; a signal converter circuit such as a DA converter circuit, anAD converter circuit, or a gamma correction circuit; a potential levelconverter circuit such as a power source circuit (e.g., a step-upconverter or a step-down converter) or a level shifter circuit forchanging the potential level of a signal; a voltage source; a currentsource; a switching circuit; an amplifier circuit such as a circuit thatcan increase signal amplitude, the amount of current, or the like, anoperational amplifier, a differential amplifier circuit, a sourcefollower circuit, or a buffer circuit; a signal generation circuit; amemory circuit; and/or a control circuit) can be connected between X andY. Note that for example, even when another circuit is interposedbetween X and Y, X and Y are functionally connected if a signal outputfrom X is transmitted to Y.

Note that when it is explicitly described that X and Y are electricallyconnected, the case where X and Y are electrically connected (i.e., thecase where X and Y are connected with another element or another circuitprovided therebetween), the case where X and Y are functionallyconnected (i.e., the case where X and Y are functionally connected withanother circuit provided therebetween), and the case where X and Y aredirectly connected (i.e., the case where X and Y are connected withoutanother element or another circuit provided therebetween) are includedtherein. That is, when it is explicitly described that X and Y areelectrically connected, the description is the same as the case where itis explicitly only described that X and Y are connected.

For example, any of the following expressions can be used for the casewhere a source (or a first terminal or the like) of a transistor iselectrically connected to X through (or not through) Z1 and a drain (ora second terminal or the like) of the transistor is electricallyconnected to Y through (or not through) Z2, or the case where a source(or a first terminal or the like) of a transistor is directly connectedto one part of Z1 and another part of Z1 is directly connected to Xwhile a drain (or a second terminal or the like) of the transistor isdirectly connected to one part of Z2 and another part of Z2 is directlyconnected to Y.

Examples of the expressions include, “X, Y, a source (or a firstterminal or the like) of a transistor, and a drain (or a second terminalor the like) of the transistor are electrically connected to each other,and X, the source (or the first terminal or the like) of the transistor,the drain (or the second terminal or the like) of the transistor, and Yare electrically connected to each other in this order”, “a source (or afirst terminal or the like) of a transistor is electrically connected toX, a drain (or a second terminal or the like) of the transistor iselectrically connected to Y, and X, the source (or the first terminal orthe like) of the transistor, the drain (or the second terminal or thelike) of the transistor, and Y are electrically connected to each otherin this order”, and “X is electrically connected to Y through a source(or a first terminal or the like) and a drain (or a second terminal orthe like) of a transistor, and X, the source (or the first terminal orthe like) of the transistor, the drain (or the second terminal or thelike) of the transistor, and Y are provided to be connected in thisorder”. When the connection order in a circuit structure is defined byan expression similar to the above examples, a source (or a firstterminal or the like) and a drain (or a second terminal or the like) ofa transistor can be distinguished from each other to specify thetechnical scope. Note that these expressions are examples and there isno limitation on the expressions. Here, X, Y, Z1, and Z2 each denote anobject (e.g., a device, an element, a circuit, a wiring, an electrode, aterminal, a conductive film, and a layer).

Even when independent components are electrically connected to eachother in a circuit diagram, one component has functions of a pluralityof components in some cases. For example, when part of a wiring alsofunctions as an electrode, one conductive film functions as the wiringand the electrode. Thus, “electrical connection” in this specificationincludes in its category such a case where one conductive film hasfunctions of a plurality of components.

<<Parallel and Perpendicular>>

In this specification, the term “parallel” indicates that the angleformed between two straight lines is greater than or equal to −10° andless than or equal to 10°, and accordingly also includes the case wherethe angle is greater than or equal to −5° and less than or equal to 5°.The term “substantially parallel” indicates that the angle formedbetween two straight lines is greater than or equal to −30° and lessthan or equal to 30°. The term “perpendicular” indicates that the angleformed between two straight lines is greater than or equal to 80° andless than or equal to 100°, and accordingly also includes the case wherethe angle is greater than or equal to 85° and less than or equal to 95°.The term “substantially perpendicular” indicates that the angle formedbetween two straight lines is greater than or equal to 60° and less thanor equal to 120°.

<<Trigonal and Rhombohedral>>

In this specification, trigonal and rhombohedral crystal systems areincluded in a hexagonal crystal system.

This application is based on Japanese Patent Application serial no.2015-216214 filed with Japan Patent Office on Nov. 3, 2015, the entirecontents of which are hereby incorporated by reference.

What is claimed is:
 1. A driving method of a semiconductor device, thesemiconductor device comprising: a first transistor; a secondtransistor; a capacitor; and a control circuit, wherein a first terminalof the first transistor is electrically connected to a first terminal ofthe capacitor, wherein a gate of the second transistor is electricallyconnected to the first terminal of the capacitor, wherein the controlcircuit is electrically connected to a second terminal of the capacitor,wherein first data of m bits is retained in the gate of the secondtransistor, wherein m is an integer of 1 or more, wherein the first datahas a value of i, wherein i is an integer of 0 to 2^(m)−2, and wherein jis an integer of 1 to 2^(m)−1−i, the driving method comprising the stepsof: supplying a first potential from the control circuit to the secondterminal of the capacitor in order to add a value of j that correspondsto the first potential to the value of the first data, so that dataretained in the gate of the second transistor is changed from the firstdata to second data; and supplying a second potential to a firstterminal of the second transistor in order to output a third potentialin accordance with a potential of the gate of the second transistor fromthe second terminal of the second transistor after supplying the firstpotential, so that the second data is outputted, wherein, when thesecond potential is supplied, the second data is retained in thepotential of the gate of the second transistor.
 2. The driving methodaccording to claim 1, wherein the third potential is equal to thepotential of the gate of the second transistor in supplying the secondpotential.
 3. The semiconductor device configured to use the drivingmethod according to claim 1, wherein a channel formation region of thefirst transistor comprises an oxide semiconductor, and wherein a channelformation region of the second transistor comprises silicon.
 4. Thesemiconductor device configured to use the driving method according toclaim 1, wherein a channel formation region of the first transistorcomprises an oxide semiconductor, and wherein a channel formation regionof the second transistor comprises an oxide semiconductor.
 5. A memorydevice comprising: the semiconductor device according to claim 4; and adriver circuit.
 6. An electronic device comprising: the memory deviceaccording to claim 5; and a housing.
 7. A driving method of asemiconductor device, the semiconductor device comprising: a firsttransistor; a second transistor; a capacitor; and a control circuit,wherein a first terminal of the first transistor is electricallyconnected to a first terminal of the capacitor, wherein a gate of thesecond transistor is electrically connected to the first terminal of thecapacitor, wherein the control circuit is electrically connected to asecond terminal of the capacitor, wherein first data of m bits isretained in the gate of the second transistor, wherein m is an integerof 1 or more, wherein the first data has a value of i, wherein i is aninteger of 0 to 2^(m)−1, and wherein j is an integer of 1 to i, thedriving method comprising the steps of: supplying a first potential fromthe control circuit to the second terminal of the capacitor in order tosubtract a value of j that corresponds to the first potential from thevalue of the first data, so that data retained in the gate of the secondtransistor is changed from the first data to second data; and supplyinga second potential to a first terminal of the second transistor in orderto output a third potential in accordance with a potential of the gateof the second transistor from the second terminal of the secondtransistor after supplying the first potential, so that the second datais outputted, wherein, when the second potential is supplied, the seconddata is retained in the potential of the gate of the second transistor.8. The driving method according to claim 7, wherein the third potentialis equal to the potential of the gate of the second transistor insupplying the second potential.
 9. The semiconductor device configuredto use the driving method according to claim 7, wherein a channelformation region of the first transistor comprises an oxidesemiconductor, and wherein a channel formation region of the secondtransistor comprises silicon.
 10. The semiconductor device configured touse the driving method according to claim 7, wherein a channel formationregion of the first transistor comprises an oxide semiconductor, andwherein a channel formation region of the second transistor comprises anoxide semiconductor.
 11. A memory device comprising: the semiconductordevice according to claim 10; and a driver circuit.
 12. An electronicdevice comprising: the memory device according to claim 11; and ahousing.
 13. A driving method of a semiconductor device, thesemiconductor device comprising: a first transistor; a secondtransistor; and a capacitor; wherein one of a source or a drain of thefirst transistor is electrically connected to a first terminal of thecapacitor, wherein a gate of the second transistor is electricallyconnected to the first terminal of the capacitor, the driving methodcomprising the steps of: supplying a first potential to a secondterminal of the capacitor when the second transistor is off; andsupplying a second potential to one of a source and a drain of thesecond transistor after supplying the first potential.
 14. The drivingmethod according to claim 13, wherein the gate of the second transistoris directly connected to the first terminal of the capacitor.
 15. Thedriving method according to claim 13, wherein the first transistorcomprises an oxide semiconductor.
 16. The driving method according toclaim 13, wherein the other one of the source and the drain of the firsttransistor is electrically connected to the other one of the source andthe drain of the second transistor.
 17. The driving method according toclaim 13, wherein a capacitive coupling coefficient in the semiconductordevice is
 1. 18. The driving method according to claim 13, wherein thesemiconductor device further comprises a control circuit, and whereinthe control circuit is configured to supply the first potential to thesecond terminal of the capacitor.
 19. The driving method according toclaim 13, wherein the first potential is a positive voltage value. 20.The driving method according to claim 13, wherein the second transistoris off between a time of supplying the first potential and a time ofsupplying the second potential.